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Novel Low Cost Synchronisation Network For Spread Spectrum Systems 
Joannes (Johan) Gerard van de Groenendaal 
University of Cape Town 
Rondebosch 
7700 South Africa 
Spread Spectrum systems are found in many flavours, used in many applications and have 
existed since the early days of radio communications. The properties of spread spectrum do 
however place restrictions on the design, and often make the implementation expensive and 
complex. When using spread spectrum to provide a basic communications infrastructure, 
many factors need to be considered. These indude supplying the appropriate technology 
at the right cost. To achieve this a trade-off against performance is often required. 
One of the more difficult aspects of Spread Spectrum design is the synchronisation of the 
spreading waveform. The primary characteristic of pseudonoise sequence synchronisation is 
the need for two levels of synchronisation namely acquisition {course synchronisation) and 
tracking (fine synchronisation). In these networks (the term network is used to describe 
a circuit or system throughout the thesis.) a decision is required to switch between the 
two synchronisation modes. The two layer structure of the typical pseudonoise sequence 
5,Ynchronisation network can increase the overall cost of spread spectrum systems. The 
objective of the research was therefore to find solutions to reduce the overall cost and 
complexity of the synchronisation network. The synchronisation structure should perform 
acquisition and tracking in a single structure, and thereby be low cost. 
To achieve the primary objective of this dissertation a. mi.xture of theory, simulations and 
practical implementation was used. The basis of the investigation was a time-variant spec-
tral evaluation of pseud~noise sequences. It is shown that by multiplying a differentiated 
pseudonoise sequence with another pseudonoise sequence, useful information is obtained 
iv 
that can form the basis of a synchronisation network. 
Using the conclusions drawn from this investigation, a low cost synchronisation network 
wa.S proposed. The network was simple in design and through simulation was shown to 
achieve the accurate synchronisation in one structure. The network was also implemented 
and was shown to work. However, the network was parameter sensitive and not robust . 
. -\. second structure based on the same principles was proposed. This network was shown. 
through simulation and practical results, to be effective, low cost and achieved the primary 
objective. 
The low-cost synchronisation network is highly non-linear and therefore the use of linear 
techniques to analyse the network is not possible. The non-linear equation for the syn-
chronisation network was derived and phase-plane techniques were applied. The chaotic 
nature of the network was clearly illustrated. Using phase-plane plots the effect of various 
parameters on the synchronisation of spreading sequences was illustrated 
One important result of this analysis was how the network evaluates the, code-phase -
frequency grid. This grid is a representation of the tracking space for spread spectrum 
synchronisation networks. The traditional methods used to perform course acquisition 
evaluate the grid uniformally and deterministically. The novel low cost synchronisation 
network evaluates this grid in a random fashion. 
The low cost spread spectrum synchronisation network was compared to the methods dis-
cussed in the literature. Based on a number of assumptions, locking times were compared 
and it was shown that the novel synchronisation network's locking times were of the same 
order. 
One of the short-comings of the basic network is that it is sensitive to data modulation. This 
is a common problem with networks not using energy detectors. The problem was solved 
using a mixture of correlation and digital circuitry. The detection circuitry altered the loop 
conditions and with that improved the noise performance of the low cost synchronisation 
network. The effect of noise and carrier tracking on the novel low cost synchronisation 
network was also investigated. The network was evaluated down to an input signal-to-noise 
ratio of -18 dB, where it still achieved lock. It is important to realize that due to the 
structure of the synchronisation network it is more suited to low-noise spread spectrum 
applications. 
While implementing the network;·a novel low cost square-wave differentiator was designed. 
This signed edge detector has a number of advantages over standard differentiators. It 
v 
is wide-band, with the only limiting factors being the speed of the logic gates and the 
bandwidth of the multiplier. It is also shown to perform better at lower signal-to-noise ratios. 
Other practical aspects that were investigated in the search for a low cost synchronisation 
network, was the synchronous oscillator (a form of an injection-locked oscillator with a 
constant output amplitude). 
The novel low cost spread spectrum synchronisation network achieved its objective of of-
fering a single solution to acquisition and tracking without the need for an intermediate 
decision stage. The network was shown to operate at an input signal-to-noise ratio of -18 
dB (in half the simulation bandwidth) and was shown to deal effectively with data modula-
tion. The network is also low cost and easy to implement. It is important to realize that due 










The field of spread spectrum is diverse and the number of applications of this technology 
is forever increasing. One application where spread spectrum may p!ay an important role 
is in the supply of communications to under developed nations, where villages are wide 
spread and often in areas where traditional communication systems may not be practical. 
A number of organisations have investigated the benefit of supplying communication as 
a method of upliftment. It was from this that the concept of the Virtual Telephone net-
work was born and this in turn inspired my interest in finding low-cost solutions to supply 
telecommunications. While investigating appropriate technologies for a low cost solution, 
spread spectrum appeared as a possible solution. On closer examination, it was found that 
little had been done in the field of synchronisation, especially in the search for a unified 
approach. This was the s.tarting block of my research. 
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Spread Spectrum systems are found in many flavours, used in many applications and have 
existed since the early days of communications. The concept of spread spectrum was de-
veloped in the early twenties, but the technique of spreading the information signal over 
a wide bandwidth only became popular during the war years. The technology was hidden 
from the commercial, and indeed the academic world, until after the Second World War. In 
the early si..xties a flurry of papers was published, but by the early seventies the excitement 
had faded. Systems that were developed were primarily for the military. It was not until 
the late seventies that the interest in spread spectrum communications re-emerged, espe-
cially in the field of code-division multiple access. With new high-density micro-electronic 
processes. code-division multiple access systems have become the reality of the late eighties 
to the early nineties. 
In the last few years code-division multiple access has been proposed as a viable alternative 
to traditional TDMA and FDMA for wireless communication systems (1](2](3]. Uses of 
Spread Spectrum are, however not limited only to multiple access. Other applications of 
spread spectrum communications systems include (4]: 
• Selective addressing. 
• Low-density power spectra for signal hiding. 
• Message screening. 
• High-resolution ranging. 
~,: 
• Intentional interference rejection. 
1 
CHAPTER 1. INTRODUCTION 2 
• :Vlulti-path interference rejection. 
In rural areas. especially in areas of Africa, India and Brazil, no or very little telecommunica-
tions facilities are available [5] [6](7](8]. Many of these rural areas are in mountainous regions 
which commonly suffer from multipath. There are a number of multiple access radio-based 
alternatives to meet the needs of these people, like time-division-multiple-access (TDMA), 
frequency-division-multiple-access (FDMA) and code-division-multiple access ( CDMA). Of 
the techniques. spread spectrum offers more immunity than do the others [9]. Viterbi, in (3], 
states that neither FDMA or TDMA offer the same interference rejection that is achieved 
using CDMA and spread spectrum and that spread spectrum based solutions are the logical 
choice for personal, mobile and wireless digital access. 
The benefits of spread spectrum do however place restrictions on the design, and therefore 
make the implementation often expensive and complex. When using spread spectrum to 
provide a basic communications infrastructure, many factors need to be considered. This 
includes supplying the appropriate technology at the right cost. To achieve this, a trade-off 
with performance is required. One of the fundamental aspects of using spread spectrum is 
that an extra layer of synchronisation is required. 
One of the more difficult aspects of Spread Spectrum design is the synchronisation of the 
spreading waveform. The primary characteristic of pseudonoise sequence synchronisation 
is the need for two levels of synchronisation namely acquisition (course synchronisation) 
. and tracking (fine synchronisation) {10]. In these networks (the term network is used to 
describe a circuit, system or structure through the thesis.) a decision is required to switch 
between the two synchronisation modes. The two layer structure of the typical pseudonoise 
sequence synchronisation network can increase the overall cost of spread spectrum systems. 
The objective of the research was therefore to find solutions to reduce the overall cost and 
complexity of the synchronisation network. The synchronisation structure should perform 
acquisition and tracking in a single structure, and thereby be low cost.· 
The dissertation concentrates on the development of this novel synchronisation 
network. The novelty of the network is that is uses the information generated from both 
the received and locally generated pseudorandom noise sequence to achieve lock. Synchro-
nisation and tracking is achieved using one network, and the decision as to whether the 
system is in lock only occurs once the two sequences are aligned. No intermediate decision 
is required on the state of synclitonisation. This feature of the networ.k makes it cost ef-
fective and easy to implement. The drawback of having simplified the overall structure of 
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the synchronisation network is that the system requires a higher signal-to-noise ratio. This 
is a characteristic of system requiring the detection of the incoming pseudo-noise sequence. 
One of the interesting aspects of the network is that the code-phase frequency grid is eval-
uated randomly as opposed to the deterministic evaluation by standard initial acquisition 
networks. Figure 1.1 is a route map through the dissertation. 
Chapter 2 introduces some of the basic features of spread spectrum systems to aid in the 
discussion and analysis of synchronisation and tracking networks. An in depth discussion of 
the more popular methods of synchronisation and tracking, as found in the literature, are 
presented. Where necessary some of the features of these networks have been highlighted. 
In chapter 3 there is a discussion of the concept of time-variant spectral analysis. It also 
extends the analysis to the signed edge detection of pseudonoise sequences and how one can 
derive conditions to develop a system that transverses the frequency-code phase grid in a 
random fashion. Using the concepts presented in chapter 3, the first novel synchronisation 
network is discussed and analysed using simulations. This is discussed in chapter 4. The 
novel network is compared to the methods discussed in chapter 2. Some basic synchronisa-
tion time estimates are given. A number of drawbacks of the system are highlighted. 
Given the drawbacks of the first implementation, a more robust network is presented in 
chapter 5. The network is illustrated using simulation. The system is compared to the 
synchronisation methods· discussed in chapter 2. The system is also compared to the first 
implementation presented in chapter 3. The system is then analysed using phase-plane 
techniques in chapter 6. 
In chapters 6 and T the concept of phase-plane analysis is presented. The network is analysed 
in three stages. The first stage is a phase-locked loop using phase-plane techniques. This is 
extended to a clock-recovery network and then to the overall novel synchronisation network 
in chapter i. 
A further description of the novel synchroniser to include data is presented in chapter 8. 
Circuitry is developed to overcome the effect of data on the novel synchronisation network. 
The novel synchronisation network is also analysed under noise. The issue of carrier recovery 
is also discussed. 
Some of the practical issues of the implementation are discussed in Chapter 9. The syn-
chronous oscillator is briefly discussed and a novel wideband signed edge detector (square 
wave differentiator) is presented. Both these networks can be an integral part of a low cost 
synchronisation network. In chapter 9 some practical results of the two synchronisation 
CHAPTER 1. INTRODUCTION 
networks are given. 
Chapter 10 concludes the thesis. A discussion of issues related to using longer sequences is 
included. A brief discussion on how the novel network presented in this dissertation can be 
adapted to deal with longer sequences. 
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Chapter 2 
Present Methods of 
Synchronisation 
Synchronisation is an important part of coherent digital communication systems. In these 
systems various levels of synchronisation are required depending on the specific implemen-
tation. The hierarchy of synchronisation is depicted in figure 2.1. Only levels one and two 
will be considered in this dissertation. Of the four levels the most complicated is ievel two; 





• Specific to Spread Spectrum Systems 
Figure 2.1: Hierarchy of Synchronisation 
': 
Before discussing methods of spreading code synchronisation, a brief overview of spread 
spectrum systems will be given. (In the hierarchy given in figure 2.1, it does occur that 
.5 
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level one and two are swapped around. A typical example of this is in non-coherent spread 
spectrum tracking techniques which are discussed later in this chapter.) 
2.1 What is Spread Spectrum? 
The origins of Spread Spectrum are relatively obscure. Even today it is still unclear who 
can be considered to be the father of this useful communications technique. By all accounts, 
the first suggestion of spread spectrum was made in the early 1920's. From rhere it devel-
oped rapidly to became the heart of military communicatio_n systems [11] (1:2] (13}. Spread 
Spectrum technology was hidden from commercial uses until the mid-1950 ·s. It is only in 
recent years that a surge in spread spectrum research has taken place, but, what is Spread 
Spectrum? 
In a nutshell, spread spectrum takes a band limited signal and transmits it as a wide-
band signal. This is an antithesis to modern day systems, which are designed to conserve 
bandwidth, while maximizing information throughput. Spread Spectrum. on the other 
hand, does not conserve bandwidth, but rather uses additional bandwidth over the original 
information signal bandwidth. A number of other modulation schemes, e.g. F.M with 
deviation ratios greater than one also use wider bandwidths, but are not classified as Spread 
Spectrum systems. Therefore, to be classified as a Spread Spectrum system the following 
two conditions must hold true. namely:-
• The transmitted energy must occupy a bandwidth which .is larger than the information 
bit rate and which is independent of the information bit rate. 
• Demodulation must be accomplished, in part, by correlat~ng the received signal with 
a replica of the signal used in the transmitter to spread the information signal. 
Spread Spectrum systems can be classified into three primary groups, namely 
1. Direct Sequence Spread Spectrum. 
In Direct Sequence Spre;1.d Spectrum the data. and pseudo-noise sequence are 
mixed and the resulting wide-ba.nd signal is used to modulate a.n RF carrier for 
transmission. 
2. Frequency-hopped Spread Spectrum. 
- -,. 
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In Frequency-hopped Spread Spectrum, the carrier frequency remains at a given 
frequency for a duration called the dwell time and then hops to a new frequen~y 
in the spreading bandwidth. Frequency selection is based on a pseudo-random 
selection from a list of available channels. 
3. Time-hopped Spread Spectrum. 
In Time-hopped Spread Spectrum the carrier is keyed on and off by a PN gen-
erator. As in conventional CW transmissions, the bandwidth of a time-hopped 
signal is a function of the keying rate. 
Each of these methods have their advantages and disadvantages [4]. In this dissertation, 
however, the synchronisation systems presented a.re for direct sequence spread spectrum 
(DSSS), and therefore any further reference to a spread spectrum system will imply direct 
sequence spread spectrum. 
2.1.1 Direct Sequence Spread Spectrum 
Direct Sequence Spread Spectrum (DSSS), or directly modulated carrier-modulated code 
sequence modulation. is the most common form of spread spectrum today. This is because 









Figure 2.2: Idealized Direct Seq~ence Spread Spectrum Transmitter with filters omitted. 
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The transmitter, as shown in figure 2.2, is relatiyely simple. An information signal ( 1) with 
bit-rate /b is mixed with a spreading sequence (4) with a chipping frequency f~· This signal 
( 2) is used to modulate a carrier ( 5) with frequency fo. The overall signal ( 3) will have a 
bandwidth determined by the spreading sequence. In practical systems the bandwidth of 
the transmitted waveform is limited to 2fc· The carrier frequency should be chosen such 
that no spectral fold-over occurs, and the chipping frequency should be chosen such that 
no self-interference takes place. [9] 
The receiver on the other hand is not so simple. Figure 2.3 shows a typical receiver struc-
ture. The received signal (6) is fed to a mixer, carrier recovery circuitry and the code 
acquisition and tracking circuitry. In the implementation given in figure 2.:3, the carrier 
must be. recovered before code acquisition can take place. The demodulated spread spec-
trum waveform (7) is despread by the locally generated PN sequence (9) and the resultant 
waveform (8) is fed to the data demodulator. In some configurations some. modules are 
combined to improve performance and reduce the complexity of the circuitry. In practical 
systems the input to the receiver is filtered to a bandwidth of 2/c and after the signal is 









P N generator 
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Figure 2.3: DSSS Receiver 
8 
;,----- To Data 
Recovery 
The heart of the spread spectrum sy~tem is the pseudo-noise sequence which determines the 
various properties of the system, e:g. transmission bandwidth, message screening, processing 
gain (the ability of a spread spectrum to enhance the wanted signal, while su?pressing the 
CHAPTER 2. PRESENT METHODS OF SYNCHRONISATION 9 
effects of the unwanted signals) and so forth [13][10]. Various texts [14][15][16][17] (and 
others) have covered the properties and generation of pseudo-noise sequences in great detail. 
Some of the important properties of pseudo-noise sequences 1 are: 
Property One: A maximal-length sequence (m-sequence) contains one more '1' than '0'. 
The number of '1's in the sequence are !(L + 1). 
Property Two: The modulo-2 sum of an m-sequence, and any phase-shift of the same 
sequence, is another phase of the same m-sequence. 
Property· Three: If a window of width r is slid along the sequence for L shifts, each 
r-tuple except the all zero r-tuple, will appear exactly once. 
Property Four: The periodic auto-correlation function is two-valued when correlating 
over a complete period. 
Property Five: The statistical distribution of ones and zeros is well defined and always 
the same. Relative positions of the runs vary from code sequence to code sequence, but the 
number of each run length does not. 
These properties each have a purpose, especially in communications or ranging systems. 
The two properties which are of particular interest are the the first and the forth. Since 
the number .of ones and zeros differ, a bC component will exist. This affects the degree 
of carrier suppression achieved. However the longer the sequence the greater the degree of 
suppression. In most cases it can be assumed that the DC value is zero. 
The auto-correlation property is by far the most important property of the pseudo-noise 
sequence. Only when a sequence and a replica of itself are shifted by less than one chip will 
a positive correlation value exist. For all other shifts, a small negative correlation value will 
exist. Therefore the correlation value gives a clear indication of synchronisation and is used 
to synchronise spread spectrum systems. 
2.1.2 Code Division Multiple Access (CDMA) 
In the last few years much has been published in the area of CDMA.· (see Appendix 2 of 
[10] for a detailed list of references.) Although CDMA is not considered in the thesis, its 
importance in multiple access environments warrants mention. What is the basis of CDMA? 
1The term 'pseudo-noise sequence'' implies maximal length pseudo-noise sequences, unless otherwise 
stated. 
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2.1.2.1 What is the basis of CDMA? 
The basis ofCDMA is the spreading codes themselves. The spreading codes are used to 
separate one spread spectrum signal from another. This places specific requirements on the 
selection of the codes. A minimum requirement is that the set of codes employed in a given 
system should be near-orthogonal. Near-orthogonal simply means that all the codes used 
must have a low enough mutual cross-correlation that they do not significantly interfere with 
one another over the dynamic range of the signals presented to any receiver in a CDMA 
network. Since the number of codes in any given set of maximal length sequences is limited, 
extensive use is made of Gold codes, Kasami codes and others (15] (14](16]. 
2.1.2.2 How does the receiver synchronise? 
In the CDMA environment a given synchronisation subsystem is faced with one or more 
spread spectrum signals. For the purpose of discussion, it is assumed that each synchroni-
sation sub-system only knows one spreading code. It is also assumed that the known signal 
(i.e. spread with a replica of the code known by the receiver) has a higher signal-to-noise 
ratio than the interfering spread spectrum signal/s. 
The negative effect on the receiver is related the cross-correlation between the two or more 
spreading codes. The cross-correlation between two maximal length sequences results in 
a cross-correlation value of I j; I, (assuming that one correlates over a complete period of 
the code), where N is the length of the sequences.) Therefor~ the degradation is directly 
proportional to the cross-correlation value. The level of interference increases for every user 
that is added to the system. 
2.1.2.3 Why use CDMA? 
Viterbi identifies four primary forms of interference that are found in personal, wireless 
and cellular communications, namely: multiple-user access, multiple cell-access, multipath 
and muitiple media. He states that through the use of spread spectrum all four effects 
can be mitigated effectively, and in some cases (like multipath) can be used to improve 
communications performanc~. In spread spectrum the multiple paths can be isolated and 
through diversity combining (e.g. the Rake Receiver) can be used to an advantage. 
Two of the key features of CDMA systems are: 
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• Overcomes the various forms of interference. 
• Universal frequency reuse avoids the complicated issue of frequency-management plan-
ning when additional cells are introduced. 
CDMA, although not in wide use at present, will become widely implemented in the future. 
Already it has been cited as the likely choice for personal as well as mobile communication 
services. [18] [19] 
2.1.3 Processing Gain and Jamming lVlargin 
All receivers, including broadcast AM, FM and TV receives have jamming margins. Jam-
ming margin is the ability of a receiver to provide a usable receiver output when an un-
desired signal is present. Typically the input to a receiver consists of the desired signal, 
noise and interference. The output is demodulated (and/ or despread) and at the output 
the desired component and the undesired noise and interference. The required signal-to-
noise/interference ratio depends on the application. In voice systems, the typical value is 
10 dB or more and in data systems signal-to-noise ratios of 15- 18 dB is often specified [4]. 
(Error rates are inversely proportional to signal-to-noise ratio.) The signal-to-noise ratio 
(in dB) at the output of a receiver is therefore, 
[ ~V] = [ SV] . + processing gain 
• out 1 1n 
( 2.1) 
In direct sequence spread spectrum systems the processing gain is defined as the transmitted 
bandwidth (BWRF) over the data bandwidth (R). Therefore if the transmitted bandwidth 
is 100 kHz and the data bandwidth is 1 kHz, the maximum processing gain expected is 20 
dB. The jamming margin of a direct sequence spread spectrum system is therefore: 
Jamming Niargin ~ Processing Gain- [ ~] 
. • 0~ 
(2.2) 
2.2 Spread Spectrum Synchronisation 
Synchronisation of Dire~t Sequen~e Spread Spectrum is by far the most complicated process 
in the overall spread spectrum system. In analysis of spread spectrum systems, it is often 
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assumed that perfect synchronisation between transmitter and receiver exists. By 'perfect' · 
synchronisation it is implied that the coded signal arriving at the receiver is accurately 
timed in both its code pattern position and the rate of chip generation with respect to the 
receiver generated local reference code. This assumption detracts from this complicated 
process. Dixon [10] states it rather elegantly, 
"What an assumption! :vfore time, effort and money has been spent on developing and 
improving synchronisation techniques than in any other area of spread spectrum systems. 
There is no reason to suspect that this will not continue to be true in the future." 
2.2.1 Sources of Uncertainty 
Two primary regions of uncertainty exist in Spread Spectrum systems. These uncertainties 
are namely code-phase and chipping frequency. The reason for this uncertainty is related 
to the typical period lengths of the spreading waveform, and the large bandwidths due 
to the spreading process. Therefore, the uncertainty in the estimated propagation delay 
Td translates into a number of symbols of code-phase uncertainty. Oscillator and Doppler 
effects result. in frequency uncertainties and these are also. required to be resolved. It is 
essential in all systems to achieve the correct code-phase and frequency in the minimum 
acceptable time. In many cases this is required in low signal-to-noise ratio situations, or in 
the presence of jamming. 
2.2.1.1 Code Phase Uncertainty 
To despread a spread spectrum signaL the code phase uncertainty between the local gener-
ated spreading sequence and the received spreading sequence must be resolved to be within 
one chip. A timing error of one chip is acceptable for rough synchronisation, but when 
in the tracking stage a smaller error is required. The indicator whether the code phase 
uncertainty has been resolved to be within one chip is the correlation function over one or 
more periods of the spreading sequence. The reason for this is clearly seen by examining 
the auto-correlation function of a maximal length pseudo-noise sequence, as shown in figure 
2...!. 'When the sequences are Tc seconds apart, the correlation value is zero, and between 
Tc < t < ( L - 1 )Tc the correlation is - t. The only time it can be stated that the two 
sequences are synchronised is for a positive correlation val~e (assuming no data is present). · 
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Tc 
Figure 2.4: Auto-correlation of Code Sequence 
2.2.1.2 Frequency Uncertainty 
A number of factors contribute to frequency uncertainty. The largest contributing factor 
is that of Doppler shift. Doppler-related frequency errors cannot always· be predicated 
and will affect both the carrier frequency and code-rate. In mobile environments, mobile 
transmitters and/or receivers see a relative code-phase change with every change in their 
relative positions. The amount of Doppler-frequency uncertainty applied to a received signal 
is a function of the relative velocity of the transmitter and receiver and of the transmitted 
frequency. [4] Other factors that affect frequency are oscillator instabilities, noise, natural 
component degradation and so forth. All these factors complicate synchronisation. 
2.2.2 Two Pronged Approach to Synchronisation 
Spread Spectrum synchronisation is a two pronged attack to resolve both code-phase and 
frequency uncertainty. The first prong is initial synchronisation (acquisition), while the 
second prong is code tracking. Of the two phases the first is the more difficult. In the next 
two sections the issue of code acquisition and code tracking will be addressed. 
2.3 Code Acquisition 
The issue of Code Acquisition, or~nitial synchronisation, has been dealt with in many texts 
[10][20](21][22] [23] (and others). The initial acquisition problem is complex, since both the 
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frequency of the code sequence and the phase position of the sequence is unknown. The 
initial synchronisation process can be divided into three groups based on the amount of 
prior knowledge. The groups are: 
• Subsequent synchronisation 
• Cold start synchronisation 
• Prior knowledge synchronisation 
Subsequent synchronisation 
Subsequent synchronisation is based on timing knowledge gained from previous synchronisa-
tion. Although this can reduce the acquisition time, it does not change the basic hardware 
configuration. If anything, using such knowledge would possibly increase the cost, and 
this is not always justified. Since the emphasis in this dissertation is low-cost, subsequent 
synchronisation based on previous knowledge will not be discussed. 
Prior knowledge synchronisation 
Synchronisation based on prior knowledge is possible if the exact tirne of transmission is 
known to an accurate degree by both the transmitter and receiver stations. Through some 
algorithm the code-phase of both code generators could be set to coincide. The problem 
with such a method is that electrical path lengths may vary and the distance between 
transmitter and receiver will need to be known to some degree of accuracy, such that the 
code-phase offset could be calculated correctly. 
Cold start synchronisation 
Since both the previous groups require some form of prior knowledge, which is not always 
practical, cold start synchronisation is the reality that most designers are faced with. The 
methods of cold start synchronisation vary. with some methods more popUlar than others. 
Some of the more popular methods will be discussed briefly. 
· .... 
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2.3.1 The Time-Optimal Synchroniser 
A time-optimal synchroniser is one where all possible combinations of both frequency and 
code-phase are evaluated simultaneously. For the purpose of discussion it is assumed that 
both phase and frequency uncertainty are bounded to a range of D..T seconds and D..fl 
radians/second respectively. The synchronisation problem can therefore be represented in 












• = correct phase and frequency 
Figure 2.5: Tracking Grid - code phase-frequency uncertainty region 
Each cell in the tracking grid represents a possible phase code offset and frequency offset. 
In the case of an L = (2N- 1) maximal length code, the number of rows would be greater 
than L. The number of divisions is dependent on the maximum allowable timing error for 
initial acquisition. Typical one would select a value of 2L, thereby giving a timing error 
after acquisition of ±1 a chip. For each of the cells in the grid a synchronisation circuit of 
the form shown in figure 2.6 would be required. From a hardware perspective this would 
be impractical and not cost effective. 
': 
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Figure 2.6: Cell Synchroniser for a given phase and frequency offset 
The circuit in figure 2.6 works as follows. Suppose the received signal r(t), is a carrier which 
is BPSK modulated by an m-sequence waveform p(t). Therefore 
(2.3) 
where Td is the delay bet.ween the transmitter and receiver. The reference waveform is 
s(t) = p(t- i~t)R { ei qO.wt} (2.4) 
The two signals are multiplied together and lowpass filtered to remove higher order frequen-
cy terms. resulting in 
x(t) = p(t- Td)p(t- i~t)R { ei((q~w+wo)t-,P)} + n'(t) (2.5) 
The energy detector takes the expectation of the above equation. Assuming that the correct 
value of q was selected forcing the carrier term to 1, the output of the energy detector is 
given in 2.6. Equation 2.6 is the auto-correlation of p(t). The energy detector is commonly 
implemented as an integrate and dump circuit. The output of the integrate and dump is 
squared to remove the effect of data.. The integration time is selected based on a. number of 
criteria, including the si.gnal-to-n6ise ratio, a.nd the length of the spreading sequence. The 
integration time should be much shorter tha.n the data bit period. 
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e(t) = E {p(t- Td)p(t- i.6.t)} (2.6) 
If the correct i is selected, such that iut::::::: _Td, e(t) will be a maximum, implying that the 
correct cell was selected. In the case of the incorrect i, the correlation value will be small. 
The overall time-optimal synchroniser would compare the results from each cell synchroniser 
and select the maximum value. 
The time-optimal synchroniser is considered impractical to implement in hardware because 
of the number of possible combinations of code-phase and frequency uncertainties. For every 
cell in the grid, a synchroniser is required. However, it does give insight into possible mech-
anisms that could achieve a similar result. Methods based on the time-optimal synchoniser 
are referred to as serial search techniques, since they evaluate the uncertainty region cell by 
cell. Before considering serial search techniques, an overview of energy detection in noise is 
given. 
2.3.2 Detection of a Signal in Additive White Gaussian Noise 
In the previous discussion, a mathematical model of an energy detector was used for il-
lustration purposes. In spread spectrum systems, however, three main energy detection 
methods are used [23], namely: 
• Fixed Integration Time Detection 
• Multiple-Dwell Detection 
• Sequential Detection 
The acquisition time of the PN sequence is determined primarily by the type of detection 
used. Some of the system constants that determine the acquisition time are: 
• Probability of detection ( P-1.) 
This is the probability that the correct cell is detected when examined. 
• Probability of false alarm ( PJa.) 
:/ 
This is the probability of declaring an incorrect cell to be the correct cell. 
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• Evaluation time for a cell 1Ti) 
This is the time specified to examine a cell. 
• Reject time for an incorrect cell (TJa) 
This is the time required to reject a cell when a false alarm occurs. 
Each of the methods result in different relationships between Pd, Pfa• Ti and SNR. For each 
of the methods, this relationship also depends on factors like detection thresholds. Each 
of the methods will be discussed briefly. (For a detailed analytical analysis of the three 
methods, refer to Ziemer and Peterson [23]. 
2.3.2.1 Fixed Integration Time Energy Detection 
This by far the simplest of the three methods. In figure 2.7 the input to the detector 
is taken from the output of the despreading mixer. If the reference wave-form and the 
received sequence are within one chip, the received wave-form will be despread and the 
signal plus noise will appear at the output of the bandpass filter. (Typically in spread 
spectrum systems acquisition and tracking take place at an intermediate frequency rather 
than at base-band.) The output of the filter is squared and then lowpass filtered to remove 
the double frequency terms. The output of the lowpass filter is integrated forTi seconds and 
the output is compared to a predetermined threshold (Vr ). The output of the comparator 
is high if the signal is present. or low if no signal was detected. The relationship between 
the parameters mentioned previously is therefore determined by Ti and Vy. 
2.3.2.2 Multiple-Dwell Detection 
The problem with the previous detector is that only two parameters can be varied to 
reduce synchronisation time. \Yith signal-to-noise ratio and number of uncertainty cells 
fi.xed the selection of Ti and vi- completely determine Pd, Pfa and TJa and therefore the 
average synchronisation time. Since there is only one correct cell within the uncertainty 
region, most of the cells evaluated by the energy detector are noise alone. This lead to the 
development of the multiple-dwell detector. This detector is designed to reduce the false 
alarm penalty, by rejecting cells r·~pidly. The first evaluation is very short and results in 
immediate rejection of many incorrect cells. When a false alarm occurs, the cell is evaluated 
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a second time over a longer integration time. During this second evaluation, most of the 
cells that caused a false alarm are rejected. The process can continue a third, forth or as 
many as desired o achieve a particular performance level. Ziemer shows that the multiple-
dwell detector results in a reduction in the overall synchronisation time. Figure 2.8 shows 
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Figure 2.8: Multiple-Dwell Energy Detector 
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2.3.2.3 Sequential Detection 
The difference between the sequential detector and the previous two detectors is that the 
sequential detector does not generate excessive false alarms. The output of the envelope 
detector is sampled many times during the evaluation of a single spreading waveform phase. 
The samples are feed one by one to a likelihood ratio calculator. For each sample, the 
likelihood ratio is calculated and compared to a lower (A) and upper (B) threshold value. 
The disadvantage of the sequential detector is the difficulty in implementing the likelihood 
ratio calculator, which is typically implemented using a micro-processor. Figure 2.9 gives a 
basic block diagram of the detector. 
I Sequential Detection Processor 
r--....,....---.---....., I 
_j l ! Envelope I J Bandpass filter I-: _...,., j detector H~----0 
I 
sample clock 
'1' ·.signal present 
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Figure 2.9: Sequential Detector 
2.3.3 Serial Search Techniques 
I 
J 
By far the most common synchronisation method is serial search techniques. These tech-
niques evaluate each ceil of the uniformly distributed uncertainty region sequentially until 
the correct cell is identified. Ziemer and Peterson [23] calculate the mean and variance of 
synchronisation time for generalized serial search methods based on a uniform distribution. 
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2.3.3.1 Non-Uniform Uncertainty Region 
If the uncertainty region is not uniformly distributed. the search strategy should be modified 
to search the most likely cells first. For example, if the phase uncertainty region were 
Gaussian distributed, a triangular wave with an ever increasing magnitude at each peak 
and valley would be a reasonable search strategy [24]. Other search strategies have shown 
to be more effective, for example in (25]. Jovanovic proposed the Uniformly expanding 
alternate search strategy (UEA). The standard Z strategy is amplitude modulated with 
a low frequency sawtooth. In the same paper, Jovanovic also analyses the non-uniformly 
expanding alternate search strategy (NUEA). The NUEA is similar to the UEA, except 
that the sawtooths period and amplitude are not fixed. 
Although discrete methods are more common, an alternative approach is continuous linear 
sweeps of the uncertainty region. 
2.3.3.2 Continuous Linear Sweep 
The basic synchronisation system for continuous linear sweeping of the uncertainty region 
















Figure 2.10: Synchroniser system for linear sweep of uncertainty region 
The analysis of figure 2:10 follows the same approach as that of figure 2.6. The reference 
waveform's clock frequency is offs~t slightly so that the phase of the waveform slips linearly 
past the received waveform phase. When the received and reference phase have slipped 
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sufficiently close to each other, despreading will occur and the threshold detector value will 
be exceeded. The synchronisation logic will stop the sweep process and indicate that the 
system is in lock. Sage analysed this technique in [21]. 
2.3.4 Matched Filter Synchronisation 
In the serial search techniques, the received pseudo noise sequence was correlated with a 
replica generated at the receiver. The output of this correlation process was then evaluated 
to determine if actual despreading had taken place. From filter theory it is well known that 
the output is simply a convolution between the filter impulse response and the filter input. 
In the case of Spread Spectrum the filter impulse response is a time reversed and delayed 
replica of a segment of the spreading pseudonoise sequence. The matched filter continuously 
correlates the received segment with the local segment and generates a ma...x.imum output 
when a maximum value is achieved. At this point the local pseudo noise generator is 
activated with the specific starting phase and synchronisation will be accomplished. 
Many methods can be used to implement the matched filter. Depending on the speed 
requirement surface acoustic wave (SAW) technology [26] is becoming popular. A two level 
SAW technique was presented at ISSSTA 1992 [27]. Other methods include CCD delay line 
technology [25] and DSP techniques for low speeds are required [29]. .Modified matched 
filter techniques to cope with Doppler have been designed in recent years [3'0] using digital 
filters. 
2.3.5 Parallel Acquisition of PN Sequences 
The research for newer and faster methods is ongoing. Chwala investigated methods of 
acquisition using parallel techniques. In [31] he investigates four methods, namely optimal 
and maximum-likelihood estimation schemes, and hypothesis-testing and a locally optimal 
detection schemes. The essence of the schemes are that the grid structure in figure 2.6 is 
processed in parallel. He shows mathematically that the schemes are faster. He highlights 
the fact that the parallel structure implies an exponential increase in hardware. 
·_,.-. : ... ---::,~ 
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2.4 Code Tracking 
Once initial synchronisation has been achieved, i.e. the transmitted and locally generated 
receiver sequence code-phase are less than one chip out, code tracking loops are used to 
complete the synchronisation problem, that is of accurately locking and maintaining lock. 
Code tracking is accomplished using phase-locked loop techniques, except for the phase 
discriminator implementation. The primary difference between the discriminator for carrier 
tracking and code tracking is that the former is a simple multiplier, while the latter is a 
combination of multipliers, filters and envelope detectors. 
Code tracking loops can be classified in several ways. First, loops can be either coherent 
or non-coherent. Coherent loops make use of the received carrier phase information, while 
non-coherent loops do not. All but one of the loops to be discussed make use of correlation 
operations between the received signal and two different phases of the locally generated 
code sequence. 
Many texts [4][23](32] have covered code tracking, and only a brief discussion of the methods 
used will be presented. 
2.4.1 Optimal Tracking 
s(t) 







~ Controlled Delay Line (gain = ~) 
Figure 2.11: Delay Lock Discriminator (see Spilker) 
The basis of code tracking stemsJrom a paper by Spilker published in 1961 (33]. Spilker 
showed that the proper error signals to maintain lock could be derived by correlating the 
received signal with a locally generated time iiifferentiated replica of the spreading sequence. 
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This original work serves as the basis of modern tracking loops. The tracking loop can be 
represented as in figure 2.11. 
Th~ analysis of Spilker's optimal discriminator provides insight into one of the n~vel methods 
analysed in this dissertation. The following analysis assumes that the input spreading 
sequence is unmodulated and that the channel is time-invariant. Given an input sequence 
s(t- Td) and a locally generated sequence s(t), the de component of the multiplier is given 
by the expectation (or time average) of the multiplied signals, i.e. 
1 {T I ~ 
e(t) = T Jo s(t- Td)s (t- Td)dt (2.7) 
Equation 2. 7 is nothing more than the cross-correlation function. The maximal length 
sequence .5( t) is, 
00 
s(t) = L amod(n,L) [u(t- nTc)- ·u(t- (n + 1)Tc)] (2.8) 
n=O 
Given that s(t) is of the same form as equation 2.8, the time derivative of s(t) is, 
00 
s'(t) = L bmod(n,L) [u'(t- nTc)- u'(t- (n + i)Tc)] 
n=O 
00 
= L bmod(n.L) [8(t- nTc)- 8(t- (n + 1)Tc.)] (2.9) 
n=O 
Substituting equations 2.8 and 2.9 into equation 2. 7, and evaluating the integral, the de 
component is: 
e(t, .;l) 
1 00 00 
= T L L amod(n,L)bmod(m,L) [2u(D. + (m- n)Tc)- u(D. + (m- n- l)Tc) 
n=Om=O . 
u(D. + (m- n + 1)Tc)J (2.10) 
Equation 2.10 can be best describ~d by an example. The two cases that are of direct interest 
are for 11-::lll < Tc and JID.II >= Tc. Assume that the spreading sequence is of length L and 
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that averaging is over a period ofT = :3L. Using equation 2.10 and solving for a sequence 
of length i. the error signal is: 
0 < t ::; Tc 
-Tc < t::; 0 
elsewhere 
(2.11) 
The Mathcad simulation is presented in Appendix A. Figure 2.12 shows an idealized rep-
resentation of equation 2.11. From the figure it can be observed that for a positive .6. the 
delay line input will be positive and will increase fd. and therefore drive .6. to zero. Outside 
the range 11.6.11 <= Tc, the DC component is approximately zero and therefore the tracking 








Figure 2.12: Error Signal 
Spilker shows in his paper (33] that for a pure sinusoidal input, the delay-lock discriminator 
functions like a phase-locked loop. Due to the differentiation process and the fact that data 
modulation will also modulate the delay line control signal, Spilker's implementation is not 
suited to practical implementation. 
A number of implementations based on the Spilker Discriminator have been presented in 
the literature and are the basis of modern spread spectrum systems. These tracking systems 
make use of an early phase and late phase of the locally generated receiver cod'e to perform 
demodulation. These tracking devices are commonly known as Early-Late Tracking Loops. 
·., .. 
. '. ·-·-
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2.4.2 Baseband Full-Time Early-Late Tracking Loop 
Although the baseband early-late tracking loop is not suited to low signal-to-noise ratio 
applications 2 , it does serve as the basis for the analysis of other early-late tracking loops. 
This section v.:ill briefly discuss the workings of this tracking loop, based on the analysis 
presented in [23]. 




s,.(t) P.D. J---'""'--'-1 Loop Filter t-------, 
f(t) 
Ye( t) 
PN gen. clock vco 
Figure 2.13: Base-Band Full-Time Early-Late Tracking Loop 







The delay-lock discriminator's error signal is the difference between the early and the late 
'· 
arm. i.e. equations 2.15 and 2.16:· The error signal is, 
2 assuming that carrier demodulation is required before code acquisition and tracking 
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(2.17) 
Using the same approach as previously, the time average of the difference signal is a rep-
resentation of the phase offset. Taking the expectation over one period of the spreading 
sequence, the de component Dc::.(Td,Td) is, 
~ ' 
Dc::.(Td,Td) = L~clL~, c(t-Td)[c(t-Td- 6-Jc)-c(t-Td+ ~:2Tc)] 
2 
- D~(o) · (2.18) 
where: 
r _ Trfd. 
U- Tc · 
~ is the normalized time difference between early and late channels. 
To illustrate what the de output is for various values of 6., equation B.13 of Appendix B is 
used. (repeated here for easy reference) 
Rewriting equation 2.18 in terms of equation 2.19, the de component is, 
where: 
81 = Frac { (o- -'f] Tc} 
Oz = Frac {[6 + -'f] Tc} 
k1 = Int { ( 6 - -t] Tc} 
kz = Int { (6 +:f.] Tc} ': 
The de component for various ~ as a function of'·o is shown in figure 2.14. 
(2.19) 
(2.20) 
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Rcc(o,.t..) := Rccl(o,Cl.)- Rcc2(8,.6.) 
OJ 






































Figure 2.14: DC-Component as a function of .6. and 8 
2 
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From figure 2.14 it can be observed that there is a range of 8 near zero for which D~(8) 
is linearly related to 8. This region is always selected as the normal tracking region of the 
tracking loop. The question is which of the tracking loops is the best one. The decision is 
based on locking time versus lock-in range. From the graphs it is clear that a D. = 2 can 
cope with the large phase-offsets, but the convergence to zero will be slower and the phase 
detector noise is enhanced. A .:l ~ 1 will cope only with small phase-offsets, but will be 
faster if the phase-offset is within the linear range; otherwise it will be slower. The choice 
of u should therefore be selected based on the requirements of the system. 
The filtered error signal will either speed up or slow down the voltage controlled oscillator. 
Thus for a negative offset, the VCO frequency is decreased, while for a positive offset the 
frequency is increased. 
The circuit presented in figure 2.13 has a number of drawbacks related to data. modulation 
and the need for coherent synchronisation before the despreading process. The generation 
of a coherent reference at low signal-to-noise ratios is difficult. The tracking loop is also 
sensitive to data modulation. The discriminator curve will be inverted according to the 
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received sign of the data bit. Thus for a negative bit the VCO will be driven in the 
wrong direction and cause the system to become unsynchronised. {In [34] a tracking loop 
is presented that does not require carrier demodulation before using a coherent early-late 
tracking loop.) The alternative is to employ non-coherent techniques. The non-coherent 
loops differs significantly from the base-band loop just presented. 
2.4.3 
Sr(t) 


















vco v(t) 1+---'--'-lLoop Filter 
f( t) 
Figure 2.15: Full-Time Early- Late Noncoherent Tracking Loop 
The fundamental difference between the previous implementation and this implementation 
is the use ofenergy detectors. Energy detectors are not sensitive to data modulation or 
carrier phase. This enables the tracking loop to ignore these attributes of the received 
signal. 
The error signal de component used to drive the VCO can be calculated in a similar way 
to the baseband tracking loop. The de component is [23]: 
..,,, 
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where: 
151 = Frac { (15- ~] Tc} 
152 = Frac { [15 + ~] Tc} 
k1 = Int { [ b - ~) Tc} 
k2 = Int { [ b + ~) Tc} 
The de component for various ~ as a function of Dis shown in figure 2.16. 
























From the graphs, an interesting effect occurs for ~ = 2. Around D = 0. the gradient tends 
to flatten out, which is an undesirable characteristic. It is therefore neces_sary to select a 6. 
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less than 2. A .6. = 1.5 is a reasonable compromise. For a detailed analysis see Ziemer and 
Pieterson (23]. 
The full-time early-late non-coherent tracking loop, although widely used, has two problems. 
The first is that the components of the loop are expensive, and the second is that the early 
and late channels need to be amplitude balanced. When the channels are unbalanced, the 
discriminator characteristic is offset and does not produce zero volts when the phase-offset 
is zero. This led researchers to find new ways of overcoming the amplitude imbalance and 
reduce the cost of implement'ation. Hartmann (35] came up with a solution known as the 
tau-dither early-late non-coherent tracking loop. 
2.4.4 Tau-Dither Early-Late Non-coherent Tracking Loop 
The Tau-Dither Early-Late Non-coherent Tracking Loop solves both the problems of the 
full-time loops discussed in the previous section. This is achieved by time-sharing the 
correlation circuitry between the early and late channels. A block diagram of the tau-dither 















Figure 2.17: Tau-Dither Early-Late Non-coherent Tracking Loop 
The loop operation is very similar to that of the full-time loop. q( t) is a periodic square-
wave, switching between ±1. When iz(t) is negative the loop acts as a late-correlator, and 
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when positive as an early correlator. To obtain the correct discriminator characteristic an 
inverted q(t) is included at the output of the low-pass filter. This ensures that similar 
curves, as shown in figure 2.16, are obtained. 
From the implementation it is clear that no channel imbalance will occur to cause the 
discriminator characteristic to be offset. However if q( t) is offset the discriminator charac-
teristic will be affected. 
Noise performance of the tau-dither loop is inferior to that of the full-time loop. To overcome 
this problem, and still overcome channel imbalance, Hopkins [36] proposed the double-dither 
loop. The noise performance of this loop is the same as that of the full-time loop. However· 
the price paid for this noise improvement is complexity. 
The double-dither loop is a combination of the full-time and tau-dither loop. It consists of 
two correlator branches. The early and late channels are switched between the two correlator 
channels, i.e. during the negative cycle of q( t) the lower branch is used to correlate the late 
channel and during the positive cycle of q( t) the lower branch is 11sed to correlate the early · 
channel. 
Other methods have also been proposed to overcome the carrier imbalance problem. How-
ever, many of these methods imply an increase in hardware complexity. One such method 
was proposed in 1991 by_ De Gaudenzi and Luise [34]. They proposed a coherent decision 
directed coherent delay-lock tracking loop. The essential changes were the inclusion of a 
Costas Loop for carrier and data recovery. This is in turn used to derive the base-band error 
signal. Moreover, a single passband correlator is used to perform the early-late correlation. 
2.5 Estimation Tracking Techniques 
The methods described up to now, have only considered code acquisition and· tracking 
as separate issues. At higher signal-to-noise ratios it is possible to reduce the hardware 
complexity and estimate the received pseudonoise sequence and use this information to 
load the local code generator with the estimated tuple. One sucn method was proposed by 
Ward [22] and later extended by Ward and Yiu (37]. 
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2.5.1 Synchronisation by Estimating the Received Spreading Code 
RASE or Rapid Acquisition by Sequential Estimation is fundamentally different from the 
acquisition techniques discussed in this chapter. RASE is suitable for medium to high 
input signal-to-noise ratios, a common condition of many high-quality tracking systems 
[22]. RASE is based on a simple principle that in the absence of noise the optimal tracking 
technique is simply to load the first n received chips into the receiver sequence generator 
and let the generator start from that initial condition. The generator will then continue 
to generate a sequence which is nearly in phase (less than one chip) with the incoming 
sequence. A tracking loop can then maintain phase and cope with Doppler from that time 
on. 
The RASE system makes its best estimate of the first n received bits, loads the receiver 
sequence generator with that estimate, and starts the operation of the sequence generator 
and tracking circuits. If the correct estimate was loaded, tracking will occur. At the same 
time, a cross-correlation is performed between the incoming sequence (after the low pass 
filter) and the locally generated sequence. The cross-correlation value gives an indication 
of whether the correct estimate was made and if tracking is taking place. In the case where 
the correlation value indicates that an incorrect estimate was made, a. new estimate will be 
loaded and tracked. The process continues until the correct estimate is obtained. 
The complete RASE system is shown in figure 2.18, combined with a. delay-lock loop. The 
input signal is a NRZ binary sequence plus additive white Gaussian noise. The signal plus 
noise is low-pass filtered (using an ideal brick wall filter) in a. bandwidth of .J.c. The filtered 
signal is hard-limited and the output is an estimate of the input binary chip. An n-chip 
cycle-and-hold counter is reset a.t intervals Te called the examination period. Each time 
the counter is reset, it counts for n periods of the local generator clock and then holds 
until reset. While the n-bit counter is counting, the local clock causes the limited signal 
to be sampled n times and those samples are shifted into the sequence generator through 
the loading switch. Figure 2.19 shows the chip estimation circuitry. If no Doppler shift is , 
present, then the local clock period will be nearly the same as the incoming clock period. 
This implies that the sample process obtains n consecutive chips of the input. When the. n 
chips are loaded. the tracking loop is closed. 



















Figure 2.18: RASE synchronisation with full-time early-late code tracking (See Ward) 
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If the correct estimate was loaded, the delay-lock loop will correct for a.ny pha.Se offsets a.nd 
reduce the timing error to much less than half a. chip. If the incorrect estimate was loaded. 
the VCO frequency will not shift significantly because of the near zero correlation value. 
To determine if the system has achieved lock, the low pass filtered signal is correlated with 
the locally generated sequence. The signal is feed to an integrate-and-dump circuit. The 
integration period is typically over many chip periods (the lower the signal-to-noise ratio, 
the longer the integration time (Te).). If the output of the integrate-and-dump circuit is 
below a. pre~determined threshold, the system enters the acquisition mode again. 
2.5.1.1 Acquisition Time 
Ward, in [22], gives a detailed analysis of the acquisition time. The a.v.erage locking time is, 
assuming no Doppler effects is: 
where: 
Ta. is the acquisition time 
Te is the examination period 
Tc is the chip period 
p is the probability of success 
n is the number of registers in the sequence generator 
(2.22) 
At very high signal- to-noise, the probability of success approaches 1, a.nd equation 2.22 
becomes: 
(2.23) 
At low signal-to-noise ratios p approaches ·o.5, giving a. mean synchronisation time of: 
. (2.24) 
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2.5.1.2 Noise 
So far the effect of noise has been ignored on the average acquisition time. It does occur that 
the noise will occasionally cause a false in-lock indication (false alarm) ,and also occasionally 




Pia is the probability of false alarm 
p fd is the probability of false dismissal 
2.5.1.3 Doppler Effects 
One of the issues that has so far not been addressed for RASE is the effect of Doppler. 
Since the load process relies on a local clock, which is only sychronised after tracking is 
complete, RASE cannot deal effectively with Doppler. If the incoming frequency is below 
the receiver's local clock, the same chip will be sampled more than once. If the frequency 
is above the local clock frequency, the chips are not sampled consecutively. Therefore if the 
frequency deviation from the local clock is large, the time to synchronise will be increased 
dramatically. Equation 2.23 gives the mean sychronisation (acquisition) time taking the 




!d is the difference frequency 
fe is the local reference frequency. 
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2.6 Summary 
In this chapter existing code acquisition and tracking techniques were presented. It was 
emphasised that the acquisition and tracking was a. two prong approach, where two syn-
chronisation loops are required to achieve complete synchronisation. In the next chapter 
time-variant spectral analysis techniques will be discussed. The results derived will be used 
in subsequent chapters to design two novel synchronisation networks. 
Chapter 3 
Theoretical Concepts: The Search 
for Low Cost Synchronisation 
Methods 
In Chapter 2 it was stated that spread spectrum synchronisation requires a two-pronged 
approach. By this it was implied that first, the code-phase and frequency had to be obtained 
within certain bounds, and then the code-phase tracked to maintain synchronisation. These 
methods are expensive and relatively complex in their implementation. 
The purpose of this dissertation is to find low-cost methods of code-phase acquisition and 
code-phase tracking that are easy to implement, low in cost and use minimal hardware. 
The research method used was to investigate both theoretical and practical aspects a.t the 
same time. This led to some interesting designs. 
In this chapter and those that follow, a step by step approach will be presented in the 
analysis and design of this novel base-band synchronisation loop. The tools required to 
analyse the pseudo-noise sequence synchronisation system will be developed and presented. 
3.1 Research Objectives 
The designer is faced with a number of trade-offs to obtain a reasonable solution that meets 
the given requirements. In engin~·ering research. the researcher also needs to keep these 
trade-offs in perspective. One of the trade_~offs is signal-to-noise ratio versus complexity. 
38 
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The compromise is complexity with higher signal-to-noise performance. 
3.2 Time-Variant Spectral Analysis 
Signals obtain a wealth of hidden and useful frequency information that can be helpful 
in various applications. Unfortunately in many engineering courses and textbooks, time 
variant spectral analysis is seldom, if ever, mentioned or discussed, yet it is fundamental to 
many of the tools and equipment that are used in everyday engineering. Frequency spectra 
· build up as time moves on, and as more information is obtained, so the picture becomes 
clearer, and a fairer representation of the infinite-time spectrum is obtained. In this build-
up of the infinite-time spectrum (i.e. Fourier Transform), the changes in frequency could 
be useful when applied to certain applications. 
The heart of spread spectrum systems are the pseudo~noise sequences, which forms the 
basis of all code synchronisation networks used in one way or another. The question arises 
whether it is possible to use the time-variant spectral information contained in the sequences 
to achieve the goal of this research: to obtain. a low-cost all-in-one synchronisation network. 
The rest of the chapter focuses on the frequency information that can be obtained from 
spreading sequences and whether it can be applied to the development of a synchronisation 
network. 
3.2.1 Characteristics of Pseudo-noise Sequences 
Pseudo-noise signals appear to have little or no useful frequency information. The Fourier 
spectrum of-pseudo-noise sequences are discrete, since the sequences are periodic in nature. 
The characteristic spectrum is ·shown in figure 3.1. (See. Appendix 0.8 for derivation.) 
The following characteristics can be identified from figure 3.1: 
• No frequency component exists at the chipping frequency, i.e. -A. 
• The number of spectral lines that occur between 0 and the first null· is L ~ l. 
• The discrete components are spaced ~ apart .. 


























Figure 3.1: One-Sided Fourier Spectrum of a Pseudo-Noise Sequence 
It can be seen from the infinite-time spectrum, that no useful information is present in the 
sequence when examined over a complete period. Not even the chipping frequency is present 
in the spectrum (typical characteristic of NRZ type waveforms). It is therefore necessary 
to probe deeper into what operations can be performed on the waveform to obtain more 
information. 
3.2.2 Positive Edge Detection 
A number of methods have been developed to obtain clock information from NRZ type 
waveforms. One well known operation is positive edge detection. On every edge a positive 
impulse is produced. Depending on the implementation, the frequency obtained would be 
at the original frequency or at a harmonic of the original frequency. 
Since a pseudo-noise ·sequence can be. classified as an NRZ waveform, the original clock 
frequency will be obtained after positive edge detection. Figure 3.2 shows the time waveform 
of a pseudo-noise sequence and the resultant waveform after positive edge detection. 
~ .• 
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Figure .3.2: A Positive Edge Detected PN Sequence 
To show that the edge detection does give a frequency component at the clock frequency 
{or double the frequency depending on definition), consider the following derivation. For 
simplicity of calculation it is assumed that an impulse occurs every Tc seconds where an is 
either '1' or '0'. The edge detected time wave-form can be defined as : 
00 
f(t) = 2: an8(t- nTc) (3.1) 
n=-oo 
Since f( t) is not periodic, it is necessary to determine the autocorrelation function and then 
obtain the Fourier transform of the resultant correlation. Using the result given in Stremler 
[:38], the autocorrelation of f(t) is 
00 
Rf!( r) = L 8( r- nTc) (3.2) 
n=-oo 
Since R !!( r) is a periodic function with period Tc, it can be expressed as a Fourier series 
by choosing W 0 = ¥;. The Fourier series of equation 3.2 is: 
00 
~f!(r) = L Fnelnw,r (3.3) 
n=-oo 
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where 
~ 
1 j"f 1 
Fn = T 8( r )dr = T 
c --4f c 
(:3.4) 
The Power Spectrum, given in equation :3.5, is calculated by taking the Fourier transform 
of equation 3.3. 
F(w) = F {R!J(r))} 
l oo !co . . = - L eJnw,-r e-Jw'f' dr 
Tc n=-oo -oo 
2;r co 2 = ~ 8(w-n~) 
T ~ T c n=-co c 
(3.5) 
where: 
It is clearly seen from equation 3.5 that the power spectrum is a series of impulses spaced 
L Hz apart. and that a frequency component does exist at the frequency of interest. r sing 
a phase-locked loop type implementation it is possible to obtain and track the original dock 
frequency [39]. 
3.2.3 Effect of Despreading a Signed Edge Detected (Differentiated) Pseudo-
Noise Sequence 
Despreading a signed edge detected pseudo-noise sequence produces some very interest-
ing results. Intuitively and from the information presented thus far it is known that two 
pseudo-noise sequences are uncorrelated if the code-offset is greater than one chip, while 
two sequences offset by less than one chip are correlated. What occurs when a pseudo-noise 
sequence is multiplied by a signed edge-detected sequence? 
Mathematically, a pseudo-noise sequence can be expressed as: 
'. co ····. 
p(t) = L amod(i,L) [u(t- iTc)- u(t- (i + l)Tc)] (3.6) 
i=-oo 
CH.-\PTER .3. SEARCH FOR LOW COST SYNCHRONISATION 1viETHODS. 43 
where the co-efficients (amod(i,L)) of the PN sequence are ±1. 
Applying signed edge detection ,i.e. differentiation, the sequence can be written as 
00 
q( t) = L bmod(j,L) [ 8( t - jTc) - 8( t - (j + 1 )Tc)] 
i=-oo 
where the co-efficients (bmod(j,L)) of the original PN sequence are ±1. 
Multiplying equation 3.6 and 3. 7 and simplifying 
r( {) 
00 00 
L L amod(i,L)bmod(j,L) 
i=-ooi=-oo 
00 00 
= L L amod(i,L)bmod(j,L) 
i=-oo j=-oo 
u(t- ·iTc)8(t- jTc) 
-u(t- (i + l)Tc)8(t- jTc) 
-u( t - iTc)t5( t - (j + 1 )Tc) 
+u(t- (i + l)Tc)t5(t- (j + 1)Tc) 
u(jTc- iTc)8(t- jTc) 
-u(jTc- (i + 1)Tc)8(t- jTc) 
-u((j + l)Tc- iTc)8(t- (j + l)Tc) 
+(j + l)Tc- (i + l)Tc)t5(t- (j + 1)Tc) 
. (3.7) 
(3.8) 
where ai and bj are the same pseudo-noise sequences, except that their starting phases may 
differ. Figure 3.3 is a diagrammatic representation of equation 3.8. 
Frequency = fc 
P N Generator r( t) 
P N Generator 
Frequency = fc 
Figure 3.3: Block Diagram representation of the despreading process 
To illustrate equation 3 .. 8, consider the case of two 16 bit pseudo-noise sequence offset by 
one ~hip (see Appendi.'<: E for Mat.hcad Simulation). Figure 3.4 shows the result. From the 
figure interesting characteristics can be identified. 
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Figure 3.-1:: Product of an edge detected and native pn sequence 
From spectral analysis it is well known that taking Fourier transform implies averaging the 
signal multiplied by a complex exponential over the time duration of the signal. For long 
sequences the time duration extends to infinity. In real-time applications, the frequency 
at any instant in time can be useful. A typical example of such an application is speech 
processing. There is no need for complex windowing when dealing with trains of impulses. 
Assuming that the r( t) is aperiodic, the Fourier time-transform can be calculated directly. 
Therefore, 
(3.9) 
Note that the start-time of integration is a constant value. It has been assumed that the 
integrator has no losses and its memory is infinite. It is also assumed that prior to t = 0 
the input to the integrator was zero. Substituting equation 3.8 into 3.9 and simplifying, 
R(w, t) 
· [ u(nTc- mTc)c5(r- nTc) I 
l t ~ ~ ·· -u(nTc- (m + l)Tr.)c5(r- nTc) -iw'~"d = L....J ~ amod(m,L)bmod(n,L) _ ((n l)T. _ mT. )c5(r _ (n l)T.) . e r 0 m=-oo n:-oo U + r. r._ + c 
+(n+ l)Tc- (m+ l)Tc)c5(r- (n+ l)Tc) 
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00 -u(nTc- (m + l)Tc)e-iwnTo 
m~co n~co amod(m,L)bmod(n,L) -u((n + l)Tc- mTc)e-iw(n+l)T. . 
+(n + l)T~- (m + l)Tc)e-jw(n+l)T. 
(3.10) 
wherej = H 
Assuming a long pseudo-noise sequence with a chipping frequency of one Hertz and evalu-
ating over a time window of the sequence using equation 3.10 some interesting results are 
obtained. Consider figure 3.5. As, the evaluation window is increased, so the frequency 
component at the chipping frequency becomes more pronounced. 
Now consider the case where ones and zeros alternate in some random fashion {figure :3.6). 
IFl(""'· Tc)l shows the case of a positive impulse followed by a negative impulse. IF2(w, 5Tc)l 
shows the case for a number of positive impulses following the previous case. It is clear that 
a frequency component appears at the chipping frequency. IF3(w,8Tc)l shows the effect 
when a number of negative impulses follow the series of positive impulses. The component 
at the chipping frequency disappears. IF4(w, llTc)l and IF5(w, 13Tc)l show similar results. 
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Figure 3.5: Fourier-Time Spectrum (all ones). The frequency component at 1 Hz and 
multiples thereof become more defined as the evaluation time window increases. 
': 











Figure :3.6: Fourier-Time-Spectrum at various time intervals. By randomly varying the sign 
of the impulses, the frequency component's amplitude at 1 Hz and multiples thereof will 
not remain constant. 
It was assumed that an impulse occurred at every chipping instant. In reality, a pseudo-
noise sequence consists of a combination of varying pulse widths and therefore the distance 
between impulses is not constant. This does not effect. the resultant spectrum dramatically, 
except for introducing other frequency components based on the d.ist~nces between the 
impulses. 
The question arises how the time-variant spectral analysis can be applied to the synchro-
nisation of spread spectrum systems. From the analysis presented, the following can be 
defined: 
• Spectral information is concentrated around the clock frequency, and is forever chang-
ing. This information can therefore be used to control the frequency of a voltage 
controlled oscillator. 
' 
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• Only when a. continuous time series of all positive or a.ll negative impulses is obtained, 
ca.n it be stated tha.t the system ha.s achieved lock. 
• When correlating a. PN sequence with a.n edge detected PN sequence, a. three valued 
correlation function is obtained. (see chapter 2,section 2.4.1, figure 2.11) 
From these three results it is possible to postulate a. system tha.t will perform both acqui-
sition a.nd tracking. The basic elements of such a. system a.re a. frequency tracking element, 
a local code generator, signed edge detector and filters. From the results two systems were 
developed, analysed a.nd simulated. In the next chapter the first novel implementation is 
presented. 
3.3 Summary 
In this chapter the spectral characteristics of pseudo-noise sequences wa.s shown. The analy-
sis \Va.s extended to determine if it is possible to obtain a unified approach to the problem of 
synchronising spreading sequences. Three facts were stated and from this the basic building 
. blocks of a. unified synchronisation network were defined . 





In Chapter 3 a detailed time-variant spectral analysis of the product of two PN sequences 
(one edge detected) was presented. From the results it was stated that two possible spread 
spectrum synchronisers could be postulated. In this chapter, the first system will be pre-
sented and compared with the present state of the art presented in the literature. It will 
be shown that this method is novel and low-cost. 










I Code Generator (~+----
Figure 4.1: Novel S-pread Spectrum Synchroniser 
From the results of the time variant spectral analysis the following novel system shown in 
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figure 4.1 was developed. The output of the multiplier r(t) is given by equation 3.8, except 
for one fundamental change. The frequency of the locally generated code is a function of the 
frequency of the clock generator, and is in turn a function of the driving signal of impulses. 
Equation :3.8 therefore becomes, 
00 00 
r(t) I: L amod(i,L)bmod(i,L) 
i=-oo i=-oo 
00 00 
= L L amod(i,L)bmod(i,L) 
i=-oo i=-oo 
u(t- ·iTc)o(t- jTu( t)) 
-u(t- ('i + 1)Tc)o(t- jTv(t)) 
-:u(t- iTc)o(t- (j + l)Tv(t)) 
+u(t- (i + 1)Tc)o(t- (j + l)Tv(t)) 
u(jTu(t)- -iTc)o(t- jTv(t)) 
-·u(jTu(t)- (i + 1)Tc)o(t ~ jTv(t)) 
-u((j + l)Tv(t)- iTc)o(t- (j + l)Tv(t)) 
+(j + l)Tv(t)- (i + 1)Tc)o(t- (j + l)Tu(t)) 
( 4.1) 
where T,\t) is the clock frequency at timet, an is the transmitted sequence co-efficients and. 
bn the receiver generated sequence co-efficients. With the introduction of time dependency 
in equation 3.8, equation 4.1 is non-linear. The term Tv(t) is dependent on the frequency 
of the clock and therefore is dependent on the impulses entering the tracking device. The 
change in polarity of the impulses and the period between two impulses is therefore random. 
These attributes of the system make the analysis complex. As a first stage investigation, a 
practical system was constructed (see chapter 9) and simulations using Tesla 1 were run. 
4.2 Simulation of System 
To implement the simulation of the system, the diagram given in 4.1 had to be converted 
to a practical implementation. The clock generator was designed as a second order phase-
locked loop. A bandpass filter was placed before the input of the phase-locked loop. The 
purpose of this was to create sinusoidal signals as input to the phase-locked loop. 
1@1990-1993 by TESOFT, Inc. (see Appendix F for details.) 
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4.2.1 Simulation Block Diagram 
The simulation block diagram is given in figure 4.2, with the circuit node numbers as 
indicated. 
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Figure 4.2: Tesla Simulation Model of Novel Method One 
4.2.2 Simulation Parameters 
For the purpose of this simulation the parameters are given in table 4.1. 
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Parameter Value 
Sequence Length 15 
Code Offset 2 
Tx Clock Frequency 90kHz 
BPF Bandwidth 20kHz 
VCO Centre Frequency 100kHz 
V C 0 Deviation 40kHz 
Loop Filter Bandwidth ·20kHz 
Table 4.1: Simulation Parameters - Method 1 
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Figure 4.3: Spectrum out of Bandpass Filter. The frequency of the sinusoid generated 
by the bandpass filter varied around. the centre frequency. This would in turn cause the 
phase-locked loop to change frequency, which will increase or decrease the chipping rate of 
the locally generated PN sequence. -
Interesting results were obtained from the simUlation. Figure 4.3 shows the output of the 
. ,_ 
bandpass filter (node 1). The frequency of thesinusoid generated by the bandpass filter 
varied around the centre frequency. This would in turn cause the phase-locked loop to 
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change frequency, which will increase or decrease the chipping rate of the locally generated 
P N sequence. The frequency of the transmitter code generator being most prominent. With 
time, the other frequency components will become less apparent. 
Figure -!A shows the output of the first multiplier (node 30). As was previously mentioned, 
a series of all positive or all negative spikes is an indication of synchronisation. For this 
case a negative impulse lock was achieved within 0.8 milliseconds. However. the loop suffers 
from jitter and this is indicated by the presence of positive spikes after lock. The loop does 
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Figure 4.-l: Impulses Stimulate the Bandpass Filter. Lock can be determined by the impulses 
going all positive or all negative. This condition is met at 0.8 milliseconds. The positive 
going impulses are due to the instability of the loop. 
To minimize the loss of lock, the loop filter of the phase-locked loop would need to be 
narrowed after achieving lock. The primary reason for not doing this before lock is achieved, 
is a trade-off between locking time and stability. The instability ensures that the frequency 
will change more rapidly, and only stabilize once lock is achieved. Figure 4.5 compares 
the transmit and locally generated sequence for the first few milli-seconds and the last few 
milliseconds. It is clear from the plot that the sequences are synchronised. 
1:} 
















Figure 4.5: Comparison between Transmitted and Locally Generated PN Sequences. Th.e 
figures illustrate the convergence of the locally generated PN sequence to the received PN 
sequence. 
The VCO input signal gives a clear indication of how th.e VCO frequency will change with 
time. For the first few milli-seconds the error signal varies dramatically. After lock, the 
signal settles around a negative· DC value, except when the loop loses lock and has to 
resynchronlse. This is shown in figure 4.6 
.... 
























Figure 4.6: VCO Input Signal. From the VCO input signal, the convergence towards lock 
is clearly illustrated. The jitter in the system is identified by the mo\ing away from the 
steady state value. The upper plot shows a 2.5 millisecond time segment. The loss of lock 
is clearly illustrated. The lower plot shows a 0.5 millisecond time segment, showing more . 
detail of how the VCO drive signal changes when the system l~ses and regains lock. 
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4.2.4 Change in parameters 
Changing simulation parameters, like filter bandwidths and sampling time had a dramatic 
effect on the overall performance. By increasing the sampling rate slightly, the loop perfor-
mance was improved. Figure 4.7 shows the output at node 30 (output of first multiplier) . 
. From this figure it is clear the system is more stable and that the number of slippages is 
reduced dramatically. 
1 
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Figure 4. 7: Train of Impulses Stimulate Bandpass Filter. Lock was achieved in 1.-1: millisec-
onds. The jitter present in the previous case has been reduced. 
However in other cases when the system parameters were changed the system degraded 
dramatically and did not achieve lock. This was attributed to the instability created by the 
differentiation block being included in the feedback loop. 
4.2.5 Practical Implementation 
To evaluate the anomalies in the simulation results, a practical system was built. In the 
practical system, the anomalies we~e not present, but a false-lock condition occurred occa-
sionally. It was found that adjusting the transmitter frequency slightly caused the system 
to overcome the meta-stable condition, and· the system achieved lock. The reason for the 
. meta-stable condition is that, for ·certain combinations of code-phase and frequency, short 
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lengths of impulses of either ones or zeros are generated. On examination of the drive sig-
nal into the bandpass filter, the number of positive and negative spikes were approximately 
equal and therefore, the frequency of the synchronous oscillator remains around a fixed 
point. 
In the cases where the system did achieve correct lock, the system ran fqr 24 hours without 
losing lock. Chapter 9 gives basic results of the practical implementation of method one. 
4.3 Discussion of Method One 
The analysis of the novel method presented in this chapter u£eS a time-variant spectral 
analysis of the resultant impulses after the first multiplier to create the evaluation curve 
of the grid structure as shown in chapter 2, figure 2.5. Figure -1:.8 shows a filtered version 
of figure -1:.6, using a moving average filter, of the VCO input signal. The curve shown in 
figure 4.6 is dependent on the phase-offset between the transmitted and receiver generated 
sequence and the frequency difference between the transmitted sequence clock and the centre 
frequency of the voltage controlled oscillator. 
The y~a.xis (voltage) is an indication of the change in frequency, which is proportional to the 
input error voltage. An increase in voltage implies an increase in frequency and a decrease 
implies a decrease in frequency from the centre frequency. In the cases presented thus far, 
the transmitted sequence clock was below the VCO centre frequency. From the figure it 
can be seen that the frequency of the VCO was decreased and increased as the phase-
relationship between the two sequences changed, implying a change in the VCO frequency. 
Once the correct phase-frequency cell was determined the VCO settled to a negative DC 
value. A negative value will always result if the transmitted sequence frequency is below 
the the VCO centre frequency. 
When the sequences became unsychronised, around 1.3 milliseconds, the VCO drive voltage 
increased. but returned quickly to the DC value as lock 'was re-acquired. 
Figure 4.9 shows the filtered version of the VCO drive signal for the second, more stable, 
simulation. For the first millisecond the same discussion as for figure 4.8 holds true. After 
1.4 milliseconds the system is synchronised and the control voltage settles around a DC 
value. Since the jitter in the system is low, sudden loss of synchronisation does not occur 
as in the previous case. 
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Figure 4.8: VCO Input Signal (simulation 1). The VCO signal has been filtered using a 
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Figure 4.9: VCO Input Signal (simulation 2). The VCO signal has been filtered using a 
moving average filter. The network is stable with no jitter present. 
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4.3.1 Short-comings of Method One 
From both the simulation and practical results it is clear that the implementation has a 
number of short comings namely, 
• Parametric Sensitivity. 
• Suffers from false lock. 
• Inherently unstable. 
The question arises as to why these problems o~curred. The input to the band-pass filter 
(node 30, figure 4.2 is directly related to the frequency of the vc·o. The received signal 
simply changes the sign of the differentiated signal to prevent the system from achieving lock 
unless the two sequence are aligned. Since the relationship between impulses is determined 
by the phase-locked loop VCO frequency, the phase-locked loop 'chases~ itself. This in turn 
implies that, unless the system is designed for a critical point, lock will never be achieved. 
Although this was possible, the loop suffered from jitter and lost lock every few milliseconds. 
. . 
4.4 Comparison with Existing Methods 
The comparison of different methods of synchronisation, when the methods are fundamen-
tally different, makes comparison complex, often requiring a number of assumptions to be 
made. In the case of the synchronisation methods presented here. this certainly holds true. 
4.4.1 Structure 
Present spread spectrum systems require the two pronged approach to synchronisation, 
i.e acquisition and tracking, which implies that at least two synchronisation networks are 
required. For comparison it is assumed that the system is implementated at base-band and 
no data is present (i.e. the systems are data sensitive.) In table 4.2 a standard sychronisation 
system, consisting of a full-time early-late tracking loop {figure 2.13), a. discrete acquisition 
loop (figure 2.6) and a fixed integration time energy detector (figure 2.7), is compared to 
RASE and the novel synchroniser. In the ca:~e of RASE, the elements have been divided 
into those that are for acquisi tio~ 'and those that are[ or tracking. In the case of the novel 
synchroniser the elements have been listed under tracking, since it performs· both tasks. 
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Element/s Standard RASE NOVEL 
ACQUISITION: 
Filters 1 2 
Decision Logic Block 1 
Reference ·waveform Generator 1 
Multipliers 1 1 
Examination Period Generator 1 
Gate 1 
n-Bit Counter 1 
Threshold Detector 1 
Limiter 1 




Integrate and Dump 1 




1-Iultipliers 2 2 2 
Power Dividers 1 1 
Filters 1 1 2 
Summer 1 1 
Oscillators 1 1 1 
PN Generator 1 1 
Differentiator 1 
Discrete PN Generator 1 
Comparator 1 
Limiter 1 
TOTAL: 1i 16 9 
Table 4.2: Comparison of Typical Building Blocks for Synchronisation Circuitry 
.... 
From the number of elements required for each of the implementations it is clear that 
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the novel synchronisation network has a lower component count. It is therefore more cost 
effective and given the fact that there are few elements that need ·fine tuning' it is relatively 
easier to implement than a standard spread spectrum acquisition and tracking system 
4.4.2 Locking time 
Locking time is an important issue in any design of a communication system. In spread 
spectrum system, locking times are often long and often require more complex hardware 
to improve on these locking times. The analysis of locking time is dependent on the im-
plementation and therefore any real comparison is near impossible without a number of 
assumptions. 
Ziemer [23J and Dixon (10] presents some basic results on the calculation of the mean syn-
chronisation time of various acquisition networks. In the analysis however, it is assumed 
that the spreading sequence clock frequency has already been determined. Using the as-
sumptions given in Ziemer for the mean acquisition time for a serial search network at high 
signal-to-noise ratios, the mean synchronisation time is: 
( 4.2) 
where Te is the time taken to determine if a cell is correct of not. 
For short sequences, Te in equation -t2 is usually one period of the sequence, i.e. LTc. The 
simulation results presented were based on 15 bit maximal length sequence, with a chipping 
rate of 90 kHz. To make the comparison, the same parameters are assumed. Therefore 
Tt = L2 Tc + Tc = 2.5 milliseconds. This value excludes the time taken to synchronise the 
chipping frequency and the false alarm penalty time. 
For a RASE system the mean synchronisation time is 
(4.3) 
Te for RASE is the same as for the serial search technique. Therefore for a 15 bit code, the 
mean synchronisation time is Tt = log'2( 15 + 1 )Tc + LTc = 0.2 milliseconds. 
'• 
From figure 4.4 the synchronisation time is 1.0 milliseconds and for figure 4. i 1.4 millisec-
onds. It should be noted that these values include the time taken to acquire the chipping 
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frequency. From these results it is clear that RASE performs best. The novel method 
presented in this chapter performs better than the serial search technique. 
4.5 Summary 
In this chapter a novel synchronisation network was presented. This network is simpler, 
more cost effective and is easy to implement. It was shown that the given the problems, 
the system did work both in simulation and in practice. A number of short-comings were 
identified. In the next chapter a more stable and robust network is presented. The overall 
network is similar to the novel synchronisation network presented in this chapter. 




In chapter 4 a novel synchronisation circuit that does acquisition and tracking using a simple 
solution was presented and discussed with the aid of simulation and practical results. From 
these results a number of short-comings of the implementation were identified, especially the 
dependancy on circuit parameters and the unstable nature of the network. The problems 
identified were attributed to the inclusion of the differentiation block in the feed-back loop. 
In this chapter, a new synchronisation network is presented that is robust, insensitive to 
simulation parameters and yet does not do away with the simplicity of the previous cir-
cuit. The uniqueness of the network in relation to present synchronisation spread spectrum 
methods will be highlighted and discussed in detail. 
5.1 Improving Stability 
To improve the stability of the synchronisation network presented in the previous chapter 
it is necessary to remove the differentiation block from the feedback loop, a.nd to place the 
differentiator' block in the receive path. The immediate implication of this change is that 
frequency stability within the feedback structure is improved. \Vhat this means is that the 
time relationship from one impulse to the next is deterministic and is a. function of the 
spreading sequence a.nd · tra.nsrnitt~r genera. ted chipping frequency only. 
The change in sign of an impulse is however dependent on the VCO clock frequency a.nd 
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locally generated sequence. It is important to highlight the fact that the locally generated 
pseudo:..noise sequence is still dependent on the· frequency of the clock generator. The sign 
change of the impulse is therefore dependent on: 
• The sign of the current impulse. 
• The sign of the current locally generated chip , which is in turn related to the frequency 
of the VCO. 
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Figure .3.1: Novel Spread Spectrum Synchroniser 
clock 
Figure .3.1 shows the new spread spectrum synchronisation network (40]. The output of the 
multiplier r(t) is given by equation 3.8, except for one fundamental change. The frequency 
of the locally generated code is a function of the frequency of the clock generator, which is 
in turn a function of the driving signal of impulses. E'luation 3.8 therefore becomes, 
r(t) 
[ 
u(t- iT.,(t))c5(t- jT~) ·1 
= ~ ~ b . a . · -u(t- (i + l)T.,(t))c5(t- jTc) 
. L....,. . L..;. mod(a,L) mod(;,L) -u(t _iT. (t))c5(t _ (i ..._ ")T.) . 
•=-oo;=-oo " , J c 
+u(t- (i + l)Tu(t))6(t- (j + l)T~) . 
[ 
u(}T~- iT.,(iT.:))c5(t- iTc) I 
= ~ ~ b . a . .· -u(}Te- (i + l)T.,(iTc))c5(t- iTe) . 
i~oojf:'oo mod(a,L) mo~~~,L) -u((j + l)T.,(t)- iT.,((j + 1)Tc))c5(t- (j + l)Tc) . 
. +(i + l)Tc- (i + l)T.,((i + 1)Tc))c5(t- (j + l)Tc) 
(5.1) 
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·where r.(t) is the clock frequency at time t. a,.. is the transmitted sequence co-efficients and 
bn the receiver generated sequence co-efficients. \Vith the introduction of time dependancy 
in equation :3.8, equation .5.1 is non-linear. This makes the analysis complex. To analyse 
the system three approaches were taken namely, 
• Tesla Simulation. 
• A mathematical model was created and analysed using non-linear theory. 
• Practical Implementation. 
5.3 Tesla Simulation 
To show the benefit the changes made to the previous implementation, a number of extensive 
Tesla simulations were executed. Tesla gives the ability to determine the sensitivity of the 
implementation to parameter variation, and also to simulate various other conditions. 
5.3.1 Simulation Diagram 
.-\.s for the network presented in chapter ~- the block diagram in figure 5.1 needs to be 
converted into a practical implementation. The clock generator was designed as a second 
order phase-locked loop. A bandpass filter was placed before the input of the phase-locked 
loop. The purpose of this was to create exponentially decaying sinusoidal signals, to compare 
with the locally generated sinusoidal signal. The differentiator was implemented using a 
Telsa differentiation block. The simulation block diagram is given in figure 5.2, with the 
circuit node numbers as indicated. 
5.3.2 Simulation Parameters 
The novel synchronisation network was simulated for a number of sequence lengths and 
offsets. The basic p~rameters are given in table .5.1. 
:/ 
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Parameter Value 
Sequence Length 15 
Code Offset various 
Tx Clock Frequency various 
BPF Bandwidth i kHz 
VCO Centre Frequency 100kHz 
VCO Deviation 6kHz 
Loop Filter Bandwidth 1kHz 
Table 5.1: Simulation Parameters- Method 2 
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Figure 5.2: Simulation block diagram 
CHAPTER .5. NOVEL SYNCHRO.VISATION TECHNIQUE-iviETHOD TWO 66 
5.3.3 Results 
For each of the simulations a huge amount of information was obtained on the performance 
and characteristics of the novel synchronisation network. As has previously been mentioned, 
the output at node :3 gives a clear indication of whether the system has achieved and 
maintained synchronisation or not. From figure 5.3 it is clear that the system has achieved 
lock after 6 milliseconds. It can be seen that once lock is achieved, it is maintained. 
Figure 5.4 shows the first few milliseconds of the VCO drive signal before lock. The VCO 
frequency is increased and decreased as indicated by a positive or negative slope respectively. 
The change in the drive signal voltage is not as erratic as the previous implementation. This 
more regular pattern can be attributed to the differentiator block being removed from the 
feedback loop. Therefore the ~ime-relationship between impulses is deterministic. The 
change in direction of the impulses is however dependent on the frequency of the VCO and 













Figure .5.3: The Product of the Signed Edge Detected Received PN Sequence and Locally 
generated PN sequence. Lock was achieved in 6 milliseconds. The system is clearly stable. 
·:, 
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Figure 5.4: VCO Drive Signal Before Lock. The change in the VCO's output frequency is 
directly proportional to the change in voltage of the error signal. 
Figure 5.5 shows the relationship between the transmitted sequence (node 1) and the locally 
generated receiver sequence (node 9). The plot shows the phase-relationship just before lock 
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Figure 5.5: Comparison between Transmitted and Receiver Generated Sequence. The plot 
illustrates the convergence of the transmit~ed and receiver generated PN sequences. 
Under certain circumstances positive impulse lock is achieved, i.e. the spikes at the output 
of the first multiplier (n~de 3) ar~ ... positive rather than negative. The.reason for this is the 
alignment of the edges when the system achieves lock. For the case of positive impulse lock 
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the sequences lock with a one chip offset. This would imply that under normal correlation 
conditions, the system would appear uncorrelated. . Figure 5.6 shows the output of the 
first multiplier (node :3 ;, Figure 5.7 show the transmitted and locally generated receiver 
sequences. It is clear that .after the system locks, a one chip offset is present. (In the initial 
implementation this condition is detected by the use of comparators and digital counters. 
([41] and chapter 8)). The offset can be dealt with by the inclusion of a delay element when 
the sequences are despread. 
Taking a closer look at figures .').5 and .5.7, an interesting effect is noted. The direction from 
which the locally generated sequence approaches the transmitted sequence, will determine if 
the lock is positive or negative. For positive impulse lock the phase of the received sequence 
is behind that of the locally generated sequence, while for negative impulse lock the opposite 
is true. 
The locking time is dependent on a number of factors, namely the frequency difference be-
tween the transmitter clock and the receiver's VCO centre frequency, the phase difference 
between the transmitter and receiver sequences and whether_ the locally generated sequence 
leads or lags the recei\'ed sequence. A number of simulations were run taking these fac-
tors into account. Figure 5.8 is a three dimensional plot of phase offset versus frequency 
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Figure 5.6: The Product of the Signed Edge Detected Received PN Sequence and Locally 
generated PN sequence. Positive impulse lock was achieved in 6.1 milliseconds. The system 
is clearly stable. 
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Figure 5. 7: Comparison between Transmitted and Receiver Generated Sequence. The plot 
illustrates the convergence of the transmitted and receiver generated PN sequences. 
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Figure 5.8: Three Dimensional Locking Surface. The locking times form a valley around the 
centre frequency. The time are also mirrored around the centre frequency and code-phase 
offsets. 
The locking surface of figure 5.8 r_eveals some interesting trends. The locking times form a 
valley around the centre frequency. The frequency difference was extended until lock was 
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not achieved within a few milliseconds. It was found that the spikes were generally negative 
going for a transmitter frequency below the VCO centre frequency and positive going for 
frequencies above the VCO centre frequency. The locking times are also mirrored around 
the centre frequency and code-phase offsets. 
Very near,( and at) the centre frequency the system does not lock within the time constraint. 
The primary reason for this is that it is more difficult to shift the phase-locked loop centre 
frequency when the input frequency is very near the centre frequency. Figure 5.9 shows the 
input to the VCO. The transmitter and VCO have the same centre frequency, but with a 
phase difference of 5 degrees. The sequences are offset by seven chips. The fact that the 
signal oscillates around zero is correct for a system that is in lock, however since there is an 
offset, the impulses into the system are not all positive, or all negative. By examining the 
input to the bandpass filter, figure 5.10, this can be clearly seen. Note the periodic nature 
of the impulses. This implies that the system is in a metastable condition. 
It was found that by including a larger phase difference between the VCO and transmitter 
clocks, the system did achieve lock. This would be expected. A phase of 5 degrees translates 
to a small voltage offset. As the phase offset is increased so the likelihood of shifting the 















Figure 5.9: VCO Drive Signal. The frequency is not shifted when the centre frequency of 
the VCO and the Transmitter have the same starting frequency and phase. 
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Figure 5.10: Bandpass Filter Input. The impulse train appears to be periodic. 
5.3.4 Practical Implementation 
To determine the validity of the simulation results, a practical system was built. The system 
was built using a second-order phase-locked loop as opposed to the synchronous oscillator 
used for method one (see chapter 9). The bandpass filter was implemented as a second order 
Butterworth filter .. The practical system did not suffer from false-lock as was experienced 
with the first implementation. The practical system was evaluated with a code sequence 
up to a length of 127. The system ran for 24 hours without losing lock. Chapter 9 gives an 
overviev.· of the practical implementation of method two. 
5.4 Discussion of Method Two 
5.4.1 Comparison Between Method One and l\tlethod Two 
Fundamentally one would expect method one and two to perform equally well, but from the 
results presented this is not the case. For method one a number short-comings were given, 
relating to the overall stability of the network and the sensitivity to simulation parameters. 
In the case of method two, these short-comings were not present. The simulation parameters 
of the system were changed· as was done for method one. The system was insensitive to 
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the changes and the system performed as would be expected. The synchronisation network 
. presented in this chapter is therefore stable and robust. 
5.5 Comparison with Existing Methods 
5.5.1 Evaluation of Code Phase-Frequecy Grid 
As in the case of method one, the novel method presented in this chapter uses a time-variant 
spectral analysis of the resultant impulses after the first multiplier to create the evaluation 
curve of the grid structure as shown in chapter 2, figure 2.5. The curve shown in figure .5.4 is 
dependent on the phase-offset between the transmitter and receiver generated sequence and 
the frequency difference between the transmitted sequence clock and the centre frequency 
of the voltage controlled oscillator_. As was the case for method one, the VCO signal will 
settle around a negative value when the VCO centre frequency is above the transmitted 
sequence's clock frequency. In the opposite case, the VCO drive voltage will settle around 
a. positive value. 
The method by which the code phase-frequency grid structure in chapter 2, figure 2.5 is 
evaluated is random, whereas the method of the systems presented in chapter 2 are orderly. 
The primary benefit of this is that lock should be achieved in some cases more quickly, while 
in other cases more slowly. 
5.5.2 Structure 
Present spread spectrum systems require the two pronged approach to synchronisation. 
i.e acquisition and tracking, which implies that at least two synchronisation networks are 
required. ·The acquisition methods presented in chapter 2 required the definition of the 
search waveform for the grid structure. Although the two pronged approach is a good 
practical solution, the cost of such an implementation is expensive, requires more hardware 
and is therefore more complex. The novel network presented in this chapter uses only one 
synchronisation network to perform both acquisition and tracking. The component count 
is low and the system is cost effective. (See section 4.4.1 for a complete comparison.) 
:: 
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5.5.3 Doppler 
Standard spread spectrum acquisition systems and RASE do not track the frequency of the 
incoming sequence and therefore any Doppler effects will increase the acquisition time of the 
system. The tracking of spreading sequence frequency only occurs when the synchronisation 
system is in the tracking mode. The novel synchronisation network however does cater for 
Doppler. For the system to achieve lock both the spreading sequence frequency and the 
code-phase must be correct. Since the time-relationship between the impulses from the 
differentia.tor are determined by the incoming spreading wave-form clock frequency, the 
novel network will always attempt to track that frequency and therefore is not affected by 
Doppler substa.ntia.lly. In practical experiments the frequency was shifted to prove that the 
system coped with Doppler effects. 
5.5.4 Locking time 
From the surface give in figure 5.8 the locking times of the system vary depending on the 
starting conditions of the original system. The results presented for both serial search 
and RASE did not take into account the false alarm penalty and the time to acquire the 
transmitted sequence clock frequency. Given a 15 bit PN sequence and a. chipping frequency 
of 99 kHz, the following ~ocking times can be calculated. 
The mean synchronisation time for serial search techniques using equation 4.2 is: 
'Tt = L 2Tc + 'Tc = 2.3 milliseconds. 
For a. RASE system the mean synchronisation time is: 
'Tt = log?.( 15 + 1 )'Tc + L'Tc = 0.2 milliseconds. 
From figure .5.6 the synchronisation time is 6 milliseconds and for figure 5.3 6 milliseconds. 
Before comparing to RASE and other serial search techniques, consider table 5.2. Table 
.5.2 gives locking times, in milliseconds, for various phase offsets (horizontal) and frequency 
offsets (vertical). From the results it is clear that for certain conditions the performance is 
:worse' than both RASE and serial search techniques, but under other conditions the novel 
method performs the same or better. 
It must be stressed a.ga.in that the comparison is subjective because of the exclusion of 
'• 
the chipping frequency recovery ~nd false alarm penalties in the serial search and RASE 
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techniques locking time formulae. 
- I -5 -3 .5 I 
fc + 6 16.30 9.90 2.80 7.40 7.50 
fc + 5 20.00 20.00 3.80 20.00 1.56 
fc + 4 11.60 .').10 3.80 2.15 0.66 
fc + 3 6.15 5.70 5.25 2.45 0.84 
fc + 2 7.00 8.50 6.50 3.60 1.15 
fc + 1 7.10 12.10 9.10 6.20 3.40 
fc -1 8.40 20.00 20.00 20.00 20.00 
fc- 2 20.00 4.30 5.70 10.50 20.00 
fc- 3 0.36 2.25 4.40 7.00 10.6 
fc- 4 0.26 1.52 2.80 5.2 6.36 
fc- 5 6.80. 1.20 20.00 4.50 5.91 
Table 5.2: Locking Time Results - Method 2. The locking times (ms) are dependent on the 
code-phase offsets (columns) and frequency (kHz) offsets (rows). 
5.6 Summary · 
In this chapter a novel synchronisation network was presented. This network is simplier and 
more cost effective than the methods discussed in chapter 2. It was shown that the system 
worked both in simulation and in practice, and that method two is stable and robust. In 
the next chapter, the theoret£cal aspects of this novel synchronisation method (method two) 
will be presented in detail. 
'I: 
Chapter 6 
Theoretical Analysis of Method 
Two (1) 
In the preceding chapters simulation and practical implementations have been used to study 
the novel synchronisation networks presented in this dissertation. Unfortunately block sim-
ulation packages, like Tesla, and practical implementations do not give a complete un-
derstanding of the behaviour of the network or allow one the flexibility of mathematical 
models. 
In this chapter the novel synchronisation network in figure 6.1 which was presented in the 
previous chapter will be analysed using non-linear techniques [40]. To aid the analysis, 
phase-locked loop and phase-plane basics will be discussed. T~e analysis of the network 
will be in three stages, namely the non-linear analysis of : 
• Phase-locked loop. 
• Clock recovery network. 
• Overall novel synchronisation network 
': 
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Figure 6.1: Overall Receiver Model 
6.1 Non-linear Analysis 
The analysis of linear systems is based on an organized and well-defined theory, but for 
analytical solutions to non-linear differential equations there is no such organized theory 
[42]. In nonlinear analysis, methods that are suited to certain cases are not applicable to 
others. Nonlinear techniques can· .. be classified in various groups, with graphical methods 
and asymptotic techniques being two of the groups. 
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In the analysis of synchronisation networks, phase-plane techniques are a popular choice. 
Although phase-plane techniques are classified as graphical techniques, a fair amount of 
analysis is required to obtain an equation, or set of equations that are in the form required 
to apply phase-plane methods. 
Phase-Plane techniques make use of the method of isoclines. The method of isoclines 
however is only suited to first order nonlinear equations of the form, 
dy 
dt = f(x,y) ( 6.1) 
The method of isoclines can however be extend to second order systems of the form, 
x + F(x,x) = 0 (6.2) 
By substituting y = x, equation 6.3 is obtained. 
dy dx dy dy .. 
y-=--=-=x 
dx dt dx dt 
(6.3) 
which reduces to 
dy F(x, y) - = _ __._......;_;:~ 
dx y 
(6.4) 
To plot the phase-plane graph, it is necessary to calculate the trajectories at any given 
point in the plane defined by x and :i;, where x is the abscissa and :i; the ordinate. For 
large :i; the trajectories are nearly sinusoidal. For x = 0 the ordinate is the -1 isocline. For 
other values, the isoclines for other slopes are not zero, and are generally not straight lines. 
Finding isoclines is a tedious process. (Refer to [43, ch1.10,pg 61] for details on calculating 
isoclines). However with numerical techniques and computers it is possible to a. void the 
method of isoclines completely. 
From phase-plane plots it is possible to determine if a. system is stable or unstable. Four 
equilibrium points exist, namely a. saddle (figure 6.2a), a node (figure 6.2b ), a focus (figure 
6.2c) and a centre (figure 6.2d). Of the four a node and a focus are stable, while a saddle 
is unstable, and a. centre conditionally stable: ·. 
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1 :i: 
(c) Focu• (d) Cen<re 
Figure 6.2: Equilibria 
6.2 Stage One: Phase-Locked Loops 
The analysis of phase-locked loops is a well researched area~ with many papers presented . . 
on the various attributes of phase-locked loops under a variety of conditions {44](45]. The 
method of analysis varies from one paper to another, with the linearised approach being a 
popular choice. Viterbi did much research on the analysis of phase-locked loops and made 
use of phase-plane and Fokker-Plank techniques to describe the behaviour of various order 
loops. 
6.2.1 Phase-Locked Loop Fundamentals 
The basic phase-locked ioop consists of three main elements, namely a loop filter (or time-
invariant linear filter), a voltage controlled oscilla.~_or (VCO) and a multiplier. These can be 
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schematically represented as shown in figure 6.3. Assuming that the received power is A2 
and therefore the peak voltage is J2A, the received signal can be written as: 
hA sin( 81 ( t)) (6.5) 
and the VCO output signal as: 
(6.6) 
where Kv is its root-mean square amplitude. If the error signal to the VCO, e(t), were to be 
removed, the VCO would oscillate at a fixed frequency, which shall be referred to as Wvco· 
When the control signal is applied the VCO f~equency becomes Wvco + Kvcoe( t), where f(vco 
is a proportionality constant with dimensions of radians per second per volt. Therefore the 







Figure 6.3: Phase-Locked Loop 
Equations 6.5 and 6.6 are multiplied and simplified using standard trigometric identities to 
give 
x(t) = AK11 [sin((Jt(t)- 02(t)) + sin(Ot(t) + 82(t))] (6.8) 
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The sum-frequency term is eliminated by the VCO-filter combination and therefore may be 
discarded. Signal x(t) is filtered by F(w) to produce the error signal 
e(t) e0 (t) +lot x(t- u)f(u)du 
= e0 (t) +lot x('u)f(t- u)du t 2: 0 {6.9) 
:-vhere it is assumed that the input is applied at time zero. The value e0 (t) is the zero-input 
response which depends only on the initial conditions existing in the filter at time zero. For 
a stable filter, this value approaches zero, as tiine approaches infinity and therefore can be 
set to zero. 
The impulse response, /( t) of the filter is chosen such that the correct order of loop is 
obtained. For now no specific order for the filter will be defined. From figure 6.3, and 
assuming that all high-order terms are removed by the loop, an integr?-differential equation 
for the phase-locked loop can be written. Using equations 6. 7 through 6.9, the new VCO 
frequency, as given by equation 6.10 is obtained. 
dfh(t) .• t . . .. 
--;[t" =wvco +fo..vco Jo A!tvf(t- u)sm(o(u))du (6.10) 
where 
(6.11) 
is the phase error. The loop gain is defined as 
(6.12) 
Therefore for a given input phase th(t), the solution q)(t) to thls integra-differential equation 
describes the operation of the phase-locked loop exactly. Using equation 6.10, the loop may 
be represented as shown in figure 6A 
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sin(</>( t)) 
+ ¢(t) 
sin ( ) 
'--------11 J~ lr-----i· FILTERI 1+-• -----' 
Bz( t) . . do~jtl 
Figure 6.4: Phase-Locked Loop Equivalent Circuit 
Since the VCO centre frequency is fixed, the VCO centre frequency may be included as part 
of the input phase. The phases 01 ( t) and 02 ( t) in figure 6.4 are 
(6.13) 
(6.14) 
6.2.2 Phase-Plane Analysis of Second Order Phase-locked Loop 
The second order phase-locked loop is by far the most widely used. The predominate reason 
for this is that as the number of poles (i.e. the order) of the loop is increased, the more 
unstable the loop. dynamics become. This is clearly identified in the root loci of a PLL 
transfer function. A second order loop is stable. Therefore the choice of filter should have 
one pole. The ideal filter is a lead-lag filter. The lead-lag filter used in the analysis is of the 
form 
a 
F(s) = 1 +-
s 
(6.15) 
For such a filter, the steady state error, i.e. lim t-oo 4>( t) is zero. 
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Using phase-plane techniques, both the transient and steady-state behaviour of a phase-
locked loop can be obtained. Before determining the form of the phase-plane plot, the 
differential equation 6.10 needs to be rewritten. The lead-lag filter's input-output time-
relationship may be written as 
y(t) = z(t) +a it z(r,)dry (6.16) 
or 
dy(t) = dz(t) T' az(t) 
dt dt (6·17) 
From figure 6A and equation 6.17, the following substitutions, y(t) = dft" and z(t) = 
AK sin(¢;( t) ), can be made. The resultant equation is 
~ { d!'} = :t {AK sin( <D( t))} +a AK sin{¢( t)) (6.18) 
This can be rewritten as 
A r.• ( . ( ) ) d<f>( t) I r.-• • ( , ( .) ) 1\ cos <D t ~ + a.·1.1\. sm <p t 
d2 B1 ( t) 
dt2 
(6.19) = 
Equation 6.19 cannot be used in its present form. Define 6 = !7, and rewrite equation 6.19 
using this definition. 
2-
.. AK ~ ( ') I r.· . ( . ) d 01 (t) d> + · <p cos <p + a..-u\ sm <p = dt2 
Dividing by ~ and recognizing that ~ = ::, equation 6.~0 becomes 
If) 
ddJ __ .I'-" (,...)- 1 r..sin(9)_...~B1 (t) 
d 
. - ."i.l\. cos '+' a."i.I\. ~ , d 2 <D <p . t 
(6.20) 
(6.21) 
Equation 6_.21 defines the dynamics of a second order phase-locked loop completely. From 
th.is equation it is possible to determine the phase-plane plot. For our analysis it is assumed 
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that 01{t) is of the form (win- Wvco)t- Bvco· Substituting Bdt) in equation 6.21, it is clear 
that the term ~ becomes zero. 
6.2.2.1 Phase-Plane Plot 
The phase-plane plot for phase-locked loops is a plot of frequency error versus phase error, 
i.e. d~~t) and </>( t) respectively. To develop the software to calculate the phase-plane plot 
for the second order phase-locked loop a synthesis diagram was determined. Using equation 








Figure 6.5: Synthesis Diagram 
6.2.2.2 Examples of Phase-Plane Plots 
For the case of the loop just described, a series of plots with different initial conditions 
for various filter constants and loop gains were plotted. Before comparing the various 
plots, some interesting characteristics of these plots need to be mentioned. ExazD.ining the 
sinusoidal trajectories of figures 6.1 and 6.9, it is clear that the sinusoid does not return to 
the same point as the initial condition, implying th·at the trajectories are decaying. As the 
initial value of ~ is ·decreased, so the decay increases more rapidly. If one were to plot the 
curves over a large range of ¢, all the trajectories will eventually be pulled in. This occurs 
when the system stops skipping cycles. At this point the system is said to be in frequency 
lock. At odd multiples of iT a saddle point eXists. This is clear from the graphs, since at 
.•· ... 
··.-
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these odd multiples the curves move away from the abscissa. 
Comparing figure 6.6 and 6.8, both under-damped systems, it is clear that the value of a 
determines that damping of the system, while A!( determines the pull-in range. For both 
these cases, no cycle slipping occurred. In the case of figures 6. i and 6.9, the pull in range of 
the system depicted in figure 6.9 is narrower for the same AJ(, but different a. The values 
for a and Af( chosen for the loop depicted in figure 6.9 are optimal in the sense that the 
system is critically damped. 
Phase-Plane P1o1: 
2nd Order PLL 
a-B AK=B 
Figure 6.6: Phase-plane for AK = 1. The loop is under-damped, but all the trajectories are 
pulled-in without cycle slippages. 
Phase-Plane P1o1: 
2nd Order PLL 
a-4 AK=4 
Figure 6. 7: Phase-plane for ::iJ? = 1. The loop is under-damped, and the pull-in range 
narrow than in the previous figure. 
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se-Piane Plot 
2nd Order PLL 
a=-4 AK=B 
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Figure 6.8: Phase-plane for AK = 0.5. The loop is under-damped. AK determines the 
pull-in range of the phase-locked loop. 
Phase-Plane Plo1: 
2nd Order PLL 
a=l AK=4 
Figure 6.9: Phase-plane for AX = 0.25. The loop is critically damped, having a narrow 
pull-in range and longer locking time. 
6.3 Stage 2: Clock Recovery PLL analysis 
Phase-locked loops are used to recover the dock frequency of a transmitted data sequence 
to ensure the correct sampling of the incoming sequence (46]. A number of implementations 
exist. The one that concerns us directly is that of an analog implementation, as shown figure 
6.10. The primary reason for this is that the results and methods have direct application to 
the analysis of the Code-phase Synchronisation network for direct sequence spread spectrum 
presented in this dissertation. 
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Figure 6.10: Clock Recovery Circuit 
If one were to stimulate a bandpass filter. with a reasonable Q, periodically, and within 
the bandwidth of the filter, the filter would start resonanting at the frequency of the input 
impulse train. This is clearly shown in 6.1 L where the filter has a centre frequency of 50 
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Although from figure 6.11 it is is is possible to assume that the input becomes sinusoidal, 
the dynamics of how the loop reacts within the first number of cycles would be lost. To 
overcome this problem using figure 6.10 and with phase-plane techniques it becomes possible 
to examine the loop dynamics and transient behaviour for this implementation. 
6.3.1 Mathematical Description of System 
To determine the overall equation that defines the dynamics of the system, it is necessary 
to determine the impulse response of the bandpass filter. Although it is possible to choose 
one of the many types, for the purpose of this analysis a Butterworth filter was selected. 
The transfer function of the bandpass filter is: 
s 
H(s) = . w ? 
s2 + ~~..l-w-. Q I bpf 
(6.22) 
where Wbpf is the centre frequency of the bandpass filter. The inverse Laplace transform of 
equation 6.22 is, 
. ~ 
~ ~ . -2Qt ~ h(t) = e- 2 Q tcos(wbpf 1- Q
2 
t)- e sin(w?pf 1- Q
2 
t) 
. 4 y'4Q2-1 . 4 
(6.23) 
The input to the bandpass filter, is an edge detected sequence, given by equation 6.24 where 
amod(i,L) = ±1. 
00 
q(t) = hA L anc5(t- nTc) (6.24) 
n=-oo 
The output of the bandpass filter is the convolution of the impulse train, equation 6.24, and 
equation 6.23. Therefore, 
w(t) = q(t) :S) h(t) 
00 "'~ r:--r-
= hA L ane-:W(t-nTc)cos(wbpJV 1- ::up(t- nTc)) 
n=-oo 
· oo . -~(t-nTc) ·~ 
L 
e zQ . 
J2A an . sin(wbpf 1- Q" (t- nTc)) 
- 14Q2- 1 4 • 
n--oo V 
(6.25) 
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The input to the phase-locked loop is therefore the sum of decaying sinusoids that are time 
shifted. This signal is fed into a multiplier and is multiplied by the output of the VCO 
(equation 6.26). 
v(t) = hK'sin(B'(t)) 
where 
dB'(t) . 
-;It = Wvco + Avcoe(t) 
Multiplying equations 6.25 and 6.26. and using the following identities: 
sin(A)cos(B) = 1 [sin(A +B)+ sin(.-!- B)] and 
sin(A)s·in(B) = t [cos(.-!- B)+ cos( A+ B)] 
(6.26) 
(6.27) 
the output of the multiplier is given in equation 6.28 with the assumption that the high-
er order frequency terms are filtered out by filtering action of the loop filter and VCO 
combination. 
x(t) = 2Af{' · f: a.,e- '"'~!/ (t-nT.)cos(wbpf~l- 4~2 (t- nTc))sin(B'(t)) 
n:-oo 
· oo -~(t-nT.) . h 




Q2 (t- nTc))sin(B'(t)) 
n=-oo )4Q - 1 
= AI\' f ane-~~S'::-nT.)sin(B'(t)-wbpJ~l.:_ 4~2(t-nTc)) 
n:-oo 
oo - "'~S' (t-nT.) h. 1 
- AI{' L an e ., cos(B'(t)- Wbpf 1- Q2 (t- nTc)) 
n=-oo )4Q-- l 4 
(6.28) 
Equation 6.28 is fed into a filter f(t) to generate the error signal that drives the VCO. The 
output of the filter is therefore the convolution between x(t) and f(t). It has been assumed 
that the at time t = o-' !( t) = 0. 
e(t) = f(t) ® x(t) 
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Combining equation 6.27 and 6.29, the new VCO frequency is obtained, namely: 
dB'( t) 
dt 
t 00 ~ ;-:--r-
Wvco + Kvco lo A.J(' Lane- 2 Q (u-nTc) sin( B'(·u)- Wbpf v 1 - 4""Q2 ( u- nTc))J( t- u)r 
0 n=O · 
~ 
1
t oo - 2Q (u-nTc) Ff, 
Kvco AJ(' Lane V cos(B'(u)-Wbpf 1- Q2 (u-nTc))f(t-u)du 
0 n=-oo 4Q2 - 1 4 
Define: 
J( = f(' Kvco (6.31) 
<f>(t) = fJ'(t) -W&pj/1- 4~2 t (6.32) 
Differentiating equation 6.32, equation 6.33 is obtained. 
ddJ( t) _ dB' ( t) _ w v 
1 
_ 1 
dt - dt bpf 4Q2 (6.33) 
Substituting equations 6.31 and 6.33 into equation 6.30, the integra-differential equation, 
equation 6.34 that defines the loop dynamics of the clock-recovery implementation is ob-
tained. 
d<P( t) 
dt = Wvco-WbpjJl- 4~2 
+ AI<~an1
1 
[t(t-u)e·--;&"'(u-nT.)_s.in(~.2(u)-wopJJ1- 4~2 (u-nTc))]du 
(6.3 
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00 t r.· 1' [ ---· h ] an.""tl\ - u-nT "-' f(t-u)e ~< cl.cos(O.,(u)-wbpf 1-:-~-(u-nT.c)) du 
~ J4Q 2 -1 - 4Q2 n:O I) 
(6.34) 
where: 
T is the period of the input impulse sequence 
an takes on the value of 1 on a positive or negative going edge or 0 if no edge is present at 
time nT 
Q is the value of the centre frequency over the 3dB bandwidth of the bandpass filter. 
Equation 6.34 can be represented schematically as shown in figure 6.12. 
1 
stg 
l + ,.-----, 
® ~~ 







Figure 6.12: Block Diagram Representation of the of Clock Recovery Circuit 
From equation 6.34 it is apparent that no simple analytical solution exists. The analysis 
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must deal with an excessive number of decaying sinusoids, and maintai1_1 their phase re-
lationship to time zero. The reason for this is that for every impulse, the filter's impulse 
response is obtained. The phase-relationship between the decaying sinusoids is determine.d 
by the frequency of the impulse train. As the sinusoids add arid subtract, a new sinusoid 
will emerge which is at the frequency of the impulse train. The Q of the filter. will determine 
the time that it takes to reach steady state. The simplest way to obtain the transient and 
steady state nature of the loop is through phase-plane analysis techniques. 
6.3.2 Phase-Plane analysis of Clock Recovery Implementation 
sin( ) 
n '-----1 cos( ) 
+ 
r---- Wbpf Jl - 4~2 nT 
+ 
af~ "'00 . L..rn=O 
Figure 6.13: Simulation Diagram for Clock Recovery Circuit 
The phase-plane. analysis follows a similar. approach to that of the second order phase-locked 
loop analysed in section. 6.2.2. 
The filter J(t) was selected to be of the form as given by equation 6.15. .Manipulating 
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equations 6.34 and 6.16, the simulation diagram 6.13·was obtained. 
Examining figure 6.13 it is apparent that the loop will attempt to drive the phase error to 
zero. However. because of the implementation, it occurs that a signal may be generated. 
offset from the bandpass centre frequency. This will cause a low frequency beat frequency 
to be generated equal to the frequency offset. In all the simulations this frequency has been 
compensated for by the inclusion of the offset frequency as part of the term sig. 
The simulation diagram of figure 6.13 was programmed in 'C'. and the simulation was 
normalised to 1 hertz for simplicity and speed. In the simulation a number of parameters 
may be varied to determine the effect of each parameter, as was done in the previous section 
on a standard phase-locked loop implementation. The ordinate of the figures that follow 
represents the frequency difference ( ¢ ), while the abscissa represents the phase difference 
( <P ). 
The first analysis using the numerical software packaged written 1s shown in figure 6.14. 
The parameters of the system were selected such that a frequency offset existed between 
the input impulse train and the centre frequency of the bandpass filter and the VCO. The 
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Figure 6.14: Phase-Plane Plot for Clock Recovery Implementation. The Q of the filter was 
varied to illustrate its effect on the phase error after a period of time. The phase-error is 
not linearly related to the change 'in Q. 
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The first parameter that was varied was the Q of the bandpass filter. The filter constant 
a and the gain AJ( of the phase-locked loop were selected as 1 and 3 respectively. Q was 
varied in steps of .1 from 10 through 55. The results are shown in figure 6.14. The steady-
state phase error after 15 seconds is clearly not linear with a change in Q. Figure 6.15 shows 
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Figure 6.15: Phase Error versus Bandpass Filter Q. The phase error is not linearly related 
to the change in Q. 
One characteristic of the figure should be highlighted. The graphs shows sudden jumps in 
frequency error. These are caused by the hitting of the bandpass filter by the impulse train. 
The other important aspect with regard to the plot is that as the Q increases, the sudden 
change in frequency is less. 
Figure 6.16 shows the case when the impulse train frequency is outside the pull-in range. 
The trajectories are sinusoidal in nature except for the jumps which are caused by the 
impulses. The parameters of the phase-lock loop were selected as follows: 
a= 0.5 
AJ( = 2 
Q = 20 




Freque..:y o-l.de PLL puJJ..Ia raage 
--
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Figure 6.16: Phase-Plane of Clock Recovery Implementation. The frequency is outside the 
locking range of the system. 
Figures 6.17 shows the case where the impulse train's frequency is within the pull-in range 
of the phase-locked loop. The impulse train frequency was set equal to that of the centre 
frequency of the bandpass filter and VCO. The loop parameters have been set to a= 1 and 
AJ( = 2. The Q was set to 20. 
For Figure 6.18, the sam~ configuration as figure 6.17 was used, except that after the loop 
had locked. the spikes were inverted. The loop was forced to re-acquire lock. From the 
figure, it can be seen that the loop went through a 180 degree phase-shift. 







Figure 6.17: Phase-Plane of Clock Recovery Implementation. Shows the trajectory with 
negative impulses driving the clock-recqvery loop. 
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BPF Q 20 
Figure 6.18: Phase-Plane of Clock Recovery Implementation. Once the system. was in lock. 
the impulses were inverted. The phase goes through a 180 degree phase-shift. 
6.3.3 Design Using Phase-Plane Plots 
By using numerical techniques on a personal computer, it becomes possible to evaluate 
locking times, damping and investigate what instabilites exist in a system, without making 
unnecessary assumptions. The number of parameters that can vary within the design are 
many, but by generating· a set of phase-plane curves, a good overview of the behaviour of 
the system can be obtained. To illustrate the concept consider figures 6.19 and 6.20. 
Figure 6.19 sho'ws the case for a fixed a and the varying of the loop gain A.J(. As the gain is 
increased, so the phase and frequency converge quicker, but the overall steady state phase 
error after 15 seconds is bigger. On the otherhand figure 6.20 shows the case for a fixed 
A.J( and varying a. Clearly as a is increased so the damping factor is decreased. Similarly, 
the locking time is improved with increasing a. This is consistant with what is observed in 
practice. As the loop gain is increased, or the filter bandwidth is widened, so the damping 
of the system decreases and the average locking time improves. This was clearly shown in 
the phase-plane analysis of phase-locked loops. 
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Figure 6.19: Phase-Plane of Clock Recovery Implementation. The phase-error gets smaller 
as AK is decreased. 
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Figure 6.20: Phase-Plane of Clock Recovery Implementation. For small a, i.e. a narrow 
loop filter. the phase-error will be small. The trajectory path gets longer with an increase 
in a. but the acquisition time is shorter. 
6.4 Summary 
In this chapter it has been attempted to explain how phase-plane plots may be us~d to 
analyse second order phase-locked loops. It was also shown how phase-plane techniques 
can be used to analyse more complex structures, where the result is not as int~tive as the 
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simple case. Although phase-plane techniques are seldom used to design tracking loops, 
they have a definite place in theoretical engineering. The ability to show the transient and 
steady-state response of second-order phase-locked ·loops and to extract vital information 
like locking time makes it a very useful engineering tool. In the following chapter the 
techniques developed in this chapter will be used to analyse the novel synchronisation 
structure. 
Chapter 7 
Theoretical Analysis of Method 
Two (2)_ 
In part one of Theoretical Analysis of Method Two the concept of phase-plane analysis 
was explained. Phase-plane techniques were applied to a second order phase-locked loop to 
illustrate the basic concepts of the technique. The analysis was extended to a clock recovery 
implementation and it was shown how phase-plane techniques can be used as a guide to 
determine the parameters of a practical implementation. 
In this chapter, part two of Theoretical Analysis of Method Two. the concepts are extend to 
the analysis of the novel spread spectrum synchronisation network. An equation describing 
the the dynamics of the novel synchronisation network is derived and analysed using phase-
plane techniques. 
7.1 Mathematical Model 
To determine the overall equation, the synchronisation network has been broken down into 
two stages. Figure i.l shows stage one. The input to the bandpass filter is determined 
by the product of the differentiated input sequence and the locally generated pseudonoise 
sequence, whose chipping frequency is dependent on the output of the VCO of the phase-
locked loop. This in turn implies that the input to the bandpass filter is dependent on the 
output of the VCO. As was described in preceding chapters, this multiplication results in a 
non-deterministic signal. 
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Figure 7.1: ~ovel Spread Spectrum Synchronisation Model (Stage 1)" 
To determine the output of the the bandpass filter, the following definitions are required. 
Equation 7.1 is the received pseudonoise sequence. 
00 
p(tl = v'2.-t L amod(i,L) [~(t- iTc)- u(t- (-i + 1)Tc)] (i.l) 
i=-oo 
where amod( i. L) implies that ai+L = a; for all i. 
p( t) is fed into a signed edge detector (or differentiator) which results in equation 7 .2. 
00 
p'(t) = V2A. L amod(i,L) [o(t- iTc)- o(t- ( i + 1)T~)] (i.2) 
i=-oo 
The locally generated pseudo-noise sequence is defined in equation 1.3. The widths of the 
chips vary depending on the input frequency which is time-variant. 
00 
q(t) = L bmod(j,L) [u(t- }Trx(t))- u(t- (j + l)T,.x(t))] (7.3) 
;=-= 
The input to the bandpass fjlter is the product of equations 1.2 and 7.3, as given in equation 
7.4. 
=;n(t) = p'(t)q(t) 
~ ~ { [u(t- jT,.x(t))- u(t- {j + l)T,.x(t))] 5(t- iTc) } 
= A if:oojf:':c amod(i,L)b~od(j,L). - [u(t- jT,.:::(t))- u(t- (j + l)T,.r(t))]5(t- (i + l)Tc:) 
(7.4) 
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Using the sampling property of the dirac delta the input to the bandpass filter becomes: 
. 1 u(iTc- jTr:z:(iTc))o(t- iTc) I 
( ) 
1 ~ ~ b -u(iTc- (j + l)Tr:z:(iTc))o(t ,.- iTc) 
=in t = •'1. L__. L__. amod(i,L) mod(j,L)' . . . • . 
i=-co i=-oo . -u((l + l)Tc- )Tr:z:((l + l)Tc))b(t- (1 + l)Tc) 
+u((i+ l)Tc- (j + l)Tr:z:((i + l)Tc))o(t- (i + l)Tc) 
(7.5) 
Define: 
U1 ( i, j, Tr:z:( iTc), Tc) = u( iTc - iTr:z:(iTc)) - u( iTc - (j + l)Tr:z:( iTc)) 
U2(i,j, Tr:z:((i + l)Tc), Tc) = u((i + l)Tc- jTr:z:((i + l)Tc))- u((i + l)Tc- (j + l)Tr:z:((i +l)Tc)) 
(7.6) 
The signal defined by equation 7.5 is fed into a bandpass filter. As was the case for the clock 
recovery loop presented in chapter 6, the transfer function of the Butterworth bandpass filter 
is: 
s 
H(s) = 2 ~ ., s + s Q + ;..)bpf. 
(7.i) 
where Wbpf is the centre frequency of the bandpass filter. The inverse Laplace transform of 
equation 7. 7 is, 
"'br>{ 
~ ~ .-2Qt ~ 
h(t) = e- zQ tcos(wbpf 1- Q" t)- e sin(w&pf 1- ·Q" t) 
4 '- y'4Q2- 1 4 '-
(7.8) 
The output of the bandpass filter is the convolution of equation 7.8 and equation 7.5. 
Therefore, using the definitions defined in equation 7.6, the output of the filter is, 
00 00 
=o(t) = J2A L L amod(i,L)bmod(i,L) 
i=-oo i=-oo 
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}} 
(7.9) 
From equation 7.9. it is clear that the output of the bandpass is the sum of decaying 
sinusoids, randomly inverted according to the sign of the product of ai and bj. The output 
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Figure 7.2: Novel Spread Spectrum Synchronisation Model (Complete) 
The signal at the output of the VCO is given by 
u(t) = hK'.sin(O'(t)) 
where 
dB'( t) .-
~ = Wvco + Rvcoe(t) 
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sin(A)cos(B) = i [sin(.--1 +B)+ .sin( A- B)] and 
sin(A)sin(B) = t [cos(A- B)+ cos(A +B)] 
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the output of the multiplier is given in equation 7.13 with the assumption that the higher 




w(t) = hA 2:: L amod(i,L)bmod(i,L) 
i=-oo j=-oo 
} J2K' 'in(O'( t))} 
00 00 




Equation 6.28 is fed into a loop filter f(t) to generate the error signal that drives the VCO. 
The output of the filter is therefore the convolution of x(t) with f(t). It has been assumed 
that the at time t = o-' f(t) = 0. 
e(t) = f(t) ® x(t) 
it x(u)f(t- u)du 
t 00 00 
= Jo AK' . L .. L amod(i,L)bmod(j,L) 
•=-oo ;=-oo 
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[( = [(' f{vco 
¢(t) = O'(t)- D.bpft 
Differentiating equation 7.1 i, equation 7.18 becomes 
dcb(t) _ dO'(t) _ n 
dt - dt bpf 
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Substituting equation 7.16 and 7.18 into equation 7.15, equation 7.19 is obtained. It defines 
the loop dynamics of the spread spectrum synchronisation network. 





To determine the equivalent diagram of equation 7.19, the terms Tr:::('iTc) and Tr:z:((i+ l)Tc) 
of equation 7.5 are required. These terms are a function of the output of the VCO, which 
is defined as, 
v(t) = hK'sin(wvcot + Kvco 1t e(r)dr) 




0 X$ 0 
(7.20) 
(7.21) 
which generates a. hard-limited digital clock signal. The clock signal can be written as 
j( t) = s"gn ( hK' sin( Wvcot + [( vco 1t e( T )dr)) 
oo { (' 21rl mod(Kuco Jot e(-r)d-r,21r) } 
L 
ut--·-+ -= 5 Wvco Wtuvco 
. . ( 2:r(21+1) mod(Kuco fot e(-r)d-r.21r) 
1=0 u t- ., + . 
· •WvcO t.JtJJVCO 
(7.22). 
To show tha.t equation 7.22 is a. hardlimited version of equation 7.20, consider the following 
example: 
Let e(t) = 0.5t and Wvco = 2;r. Using Ma.thca.d to ca.lcula.te the waveforms, figure 7.3 
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is obtained. From the graph it is clear that equation 7.22 is indeed a limited version of 
equation 1.20. 
Ha\·ing determined the hard-limited digital waveform to drive the local pseudonoise sequence 
generator: it is possible to define Tr:r:(t). The sequence output only changes on the positive 
edge of the TTL waveform. From equation 7.22 and figure 7.3, the positive edges are 




Figure 7.3: Limiting of a sinusoidal waveform. 
· ( ) 27l'l mod( f( vco J~ e( r )dr, 271') 
Tr:r: t, l = -- - -------...:o.=.-------
Wvco Wvco 
where l is the lth positive going edge since time 0. 
12 
(7.23) 
Having determined all the equations that define the loop dynamics of the spread spectrum 
synchronisation network, it is possible to determine the equivalent diagram. From equation 
1.19 and equation 1.23 the equivalent diagram, shown in figure 7.4, can be drawn. 
Examining figure 7.4 and equation 7.19 it is clear that no simple analytical solution exists. 
The dynamic loop equation is essentially the summation of non-linear, time variant decaying 
sinusoidal terms that are randomly inverted depending on the output of the VCO. It is 
therefore apparent that the ·simplest method of analysing the overall system is using non-
linear numerical techniques, like phase-plane analysis. 
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7.2 Phase-Plane Analysis 
Although figure 7...! is a. fa.ir representation of the overall network it is not in a. form tha.t ca.n 
be implemented. The primary reason for this is the dependency on future values. This is 
due to the definition used for the pseudonoise sequences. Although it is possible to redefine 
the system such tha.t the system is ca.usa.l, it is a.lso possible to modify the dia.gra.m such tha.t 
the system is in a. simpler form a.nd therefore more efficient to implement. The complexity 
in figure 1.4 ca.me from the need to determine the sign of the impulse entering the ba.ndpa.ss 
filter. It therefore required a. ma.thema.tica.l definition of the pseudonoise sequences. The 
simulation dia.gra.m. shown in figure 7.5 is therefore a. hybrid between the ma.thema.tica.l 
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Figure 1...!: Equivalent Circuit of Synchronisation Network 
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Figure 7.5: Simulation Diagram of Synchronisation ~etwork 
The phase-plane analysis follows a similar approach to that of the second o.rder phase-
locked loop analysed in section 6.2.2 and the phase-plane analysis of the clock recovery loop · 
analysed in section 6.3.2. The filter f( t) was selected to be of the form as given by equation 
6.15. 
The simulation diagram of figure 7.5 was programmed in 'C', and the simulation was nor-
malised to 1 hertz for simplicity and scalability. In the simulation a number of parameters 
may be varied to determine the effect of each parameter, as was done in the previous section 
on a standard phase-locked loop implementation. The ordinate of the figures that follow 
represents the frequency difference ( ~ ), while the abscissa represents the phase difference· 
( ¢> ). Lock occurs when the trajectory settles at either 0 or 1r radians. This corresponds to 
whethet positive impulse or negative impulse lock is achieved. 
Throughout the dissertation it has been highlighted that the frequency-phase grid of figure 
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2.5 in chapter 2 is analysed according to the information present in the product of the 
signed edge detected received PN sequence and the locally generated PN sequence. It was 
stated that this driving signal is non-deterministic and random in nature. In the next few 
sections, various conditions are simulated for a 15 bit inaximallength sequence and various 
design issues are discussed. (Note that if: (x milliseconds at 100 kHz) is seen in the text, 
it is the locking time at a chipping frequency of 100kHz and therefore can be compared to 
the locking times of the Tesla simulations.) 
For the simulation results to be presented the following parameters were kept constant 
(unless otherwise indicated.): 
• The bandpass filter centre frequency is set to that of the received P~ sequence. 
• The received PN sequence chipping frequency is l.OOlHz. 
• The bandpass filter Q is 30. 
• The amplitude (A) was assumed to be 1. 
• A starting phase offset of 90 degrees. 
7.2.1 The effect of Various Code-Phase Offsets 
The code-phase offset and frequency offset between the received PN sequence and the locally 
generated PN sequence have a definite effect on the locking performance of the loop. This 
characteristic was illustrated in the Tesla Simulations in chapter .5. In this section the effect 




Figure 7.6 shows the case for a 5 chip offset between the received and locally generated 
PN sequences. The graph consists of four plots, namely the locally generated clock, the 
locally generated PN sequence, the received PN sequence and the phase-plane plot. The 
time reference is taken from the transm,itted PN sequence. 
From the graph the chaotic or random nature of the synchronisation technique ·is clearly 
illustrated. The trajectory path is determined by the sign of the impulses as they stimulate 
the bandpass filter. Lock is determined by the offset between the sequences and the state of 
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the phase-plane plot. If the trajectory has convereged to either 0 or ±;r and the sequences 
are either fully alligned or with a one chip offset (i.e. positive or negative lock) then the 
system is said to be in lock. 
For the five chip offset lock was achieved after 67 seconds. Examining the locally generated 
clock (or the locally generated PN sequence), the slowing down of the locally generated PN 
sequence is clearly seen. If the simulation was shifted in frequency to 100 kHz, the locking 
time would be 0.67 milliseconds. This result is within the locking order obtained in the 
Tesla simulations. 
Sequence Ofi'set: 5 bits 
Figure 7.6: Phase-Plane Plot of Novel Loop (Offset .j chips). Lock was achieved after 67 
seconds. The chaotic nature of the system is clearly illustrated. 
[sing the same parameters as used for figure 7.6, except for a code phase offset of 7 chips, 
figure 7. 7 was obtained. The locking time of the system was 124 seconds ( 1.24 milliseconds 
at 100kHz), nearly double that of the previous case. Again the slowing down and speeding 
up of the locally generated sequence is prevalent. 
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Offset: "'/ bits 
Pl'"lase-Plan• Plot 
Figure 7.1: Phase-Plane Plot of Novel Loop (Offset 7 chips). Lock was achieved within 124 
seconds. Comparing to the previous figure the unique nature of each plot is clealy identified. 
Figure 7.8 shows the case for an 8. chip offset. The locking time is 220 seconds (2.2 millisec-
onds at 100 kHz). The convergence towards the locking point was slow, with the locally 
generated sequence clock frequency initially increasing rapidly in frequency, before slowing 
the locally generated P N. sequence down sufficiently to achieve lock. 
From the results presented thus far. the locking times are of the same order as those de-
termined in the Tesla simulations. The convergence time is reasonable, but by tuning the 
various parameters that determine the characteristics of the system the locking time of the 
system can be improved (or made worse.). The question arises as to what values should be 
selected to improve the overall locking time of the system. 
The model as such consists of a number of fundamental parameters that affect the operation 
of the loop. These parameters include the Q of the bandpass filter, the loop filter constant 
(a), the loop gain ( AK), and the frequency offset between the transmitter chipping frequency 
and the phase-locked loop centre frequency. 
In chapter 6 the effect of varying these parameters were shown under a number of conditions. 
In the next few sections, the effect of varying these parameters will be shown. 
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Offset: S bits 
Figure 7.8: Phase-Plane Plot of Novel Loop (Offset 8 chips). Lock was achieved in 120 
seconds. 
7.2.2 Varying the Loop Filter Constant (a) 
The loop filter constant (a) affects both the stability of the tracking loop and the locking 
time. As a is increased, so the bandwidth of the loop filter is increased. This implies that 
the overall noise bandwidth of the system is increased and so too is the locking range, while 
the locking time should be reduced. 
Simulation values: 
A.K = 3.7 
Offset of 2 chips. 
Figure 7.9 shows the case for an a of 0.3. Clearly from figure 7.9 locking time is fairly 
short and little shifting of the VCO took place. Lock was achieved within 27 seconds (0.27 
milliseconds at 100 kHz) and convergence after the first PN period was relatively quick. A 
dramatic slowing down took place after 21 seconds. 
The a value was then increased to 0.6. The results are shown in figure 7.10. The system 
locked in ap,prox.imately 25 seconds (0.25 milliseconds at 100kHz). Similar dynamics as the 
previous case were obtain. One attribute of the phase-plane plots that should be pointed 
out, it that each phase-plane plot is unique depending on the pa.ra.I?-eter values selected. No 
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one plot is the same as another. 





Figure 7.9: Phase-Plane Plot of Novel Loop (a= 0.3). Lock was achieved within 27 seconds. 
Convergence of the sequences was quick. 




Figure i.lO: Phase-Plane Plot of Novel Loop {a = 0.6). The system locked within 2.5 
seconds. A simple change in one parameter of the system, changes the characteristics of 
the phase-plane plot. 
It is well known that convergence can be speeded .up by selecting a and AK such that 
. · .. 
. ...... _ 
-- ~.- --.~--- ··-;------;-;:-----.--.----...-~~~.........1 
Figure 7.12: Phase-Plane Plot of Novel Loop (a = 2.6). Initial lock was achieved in 15 
seconds, but lock was not maintained. This implies that the loop filter was too wide to 
maintain lock. 
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the loop is not overly-damped. For figure 7.11, a was selected as 1.3 and .4]( was kept at 
3. 7. Examining the phase-plane plot is is clearly seen that the loop is critically damped. 
Although it was expected that the system would achieve lock quicker, lock was only achieved 
after .56 seconds (0.56 milliseconds at 100 kHz) .. 




Figure 7.11: Phase-Plane Plot of Novel Loop (a= 1.3). Lock was achieved in 56 seconds. 




Figure 7.12: Phase-Plane Plot of Novel Loop (a = 2.6). Initial lock was achieved in 15 
seconds, but lock was not maintained. This implies that the loop filter was too wide to 
maintain lock. 
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Figure 7.12 shows the case of an under-damped system. The value of a was :elected as 2.6. 
Lock was achieved relatively quickly (around 15 seconds). Although it appears that the 
system remained in lock, the jitter in the system was high. It kept reacquiring lock every 
few seconds. 
From the results it can be concluded that the value of a should not be selected too small 
or too big as both imply that locking time will not be as quick as one would like. 
AJ( also plays an important role in the locking time. The VCO gain constant is proportional 
to the loop gainAK. In practical systems the allowable VCO gain is determined by physical 
constraints, a constraint which is not assumed in the mathematical model. In the next 
section the effect of the gain is considered. 
7.2.3 Varying the Loop Gain (AK) 
The gain constant ( AK) also affects the stability of the tracking loop and the locking time. 
The loop gain is determined from the amplitudes of the incoming signal and the VCO 
output signal amplitude, the gain of the multipliers, and the VCO gain. In many designs, 
it is the VCO gain constant that determines the overall gain. The units of the VCO gain 
rad 
( Kvco) are radians per second per volt ( v;lt ). Therefore, if the error signal is one volt, the 
instantaneous frequency will be shifted by Kvco r~d. Therefore one would assume that by 
increasing the gain the system would achieve lock more quickly. 
Simulation parameters: 
a= 1.3 
Offset of 2 chips. 
Figure 7.13 shows the case for an AJ( of 2.5 and an a of 1.3. Examining the figure it would 
appear that lock should have been achieved within 15 seconds, but the loop characteristics 
are such that lock was only achieved in around 50 seconds (0.5 milliseconds at 100 kHz). 
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Figure 7.13: Phase-Plane Plot of .Novel Loop (AI(= 2.5). Lock was achieved in 50 seconds. 
Figure 7.14 shows the case for an AK of 1.8. Lock was achieved within 11 seconds (0.11 
milliseconds at 100kHz) and maintained for a short period of time. The system was under-
damped and the system could not maintain lock, but jittered. An important factor becomes 
clear when comparing figures 7.13 and 7.14. One would have expected that the bigger AK, 
the quicker the system should achieve lock. However, the relationship between a and AK is 
critical. By reducing AJ( and approaching a, the loop becomes underdamped and achieves 
lock quicker. However. the downside is that the loop is more sensitive to sudden changes 
and therefore the jitter is higher. 




Figure 7.14: Phase-Plane Plot of Novel Loop (AK = 1.8). Lock was achieved relatively 
quickly, but lock was not maintained. The system was under-damped. 
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The value of .'-lK was then increased to 3.14. The system is over-damped. Lock was achieved 
within -15 seconds (0.45 milliseconds at 100kHz). 
Otrset: Z bits 
a=1 . .3 
AK=.3.14 
Q=.30 
Figure 7.15: Phase-Plane Plot of Novel Loop (AK ~ 3.14). Lock was achieved within 45 
seconds. The system was over-damped. The unique nature of each plot is still apparent. 
From the three simulations, it is clear that benefit is gained from making Kvco larger, but 
at the same time it does reduce the overall stability of the loop. One fact that does become 
clear, is that a and AI{ are interdependent and that the relationship between the two 
determi~es the damping of the system. 
i.2.3.1 Larger Code-Phase Offsets 
Upto now, the values of a and Af( had been selected to see how the system performs for an 
offset of 2 chips. In this section, two sets of values are applied to see the effect on locking 
time for an offset of i chips. 
Figure 1.16 shows the case for an a = 1.3 and an Af( = 3.14. The system achieved lock 
around 105 seconds. ( 1.05 milliseconds at 100kHz), a 20 second improvement on the locking 
time for an a = 1.3 and an Af( = -1. Figure 7.1 i shows the case for an a = 1.3 and an 
Af( = 2.5. The system achieved lock in around 130 seconds (1.3 milliseconds at 100kHz). 
Examining the phase-plane plots the system behaves more orderly in figure 7.17 than it 
does in i .16. 
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Figure i.16: Phase-Plane Plot of Novel Loop (a = 1.3,AK = 3.14); Lock was achieved 
within 105 seconds. 




Figure 7.1i: Phase-Plane Plot of Novel Loop (a= 1.3,AK = 2.5). The system achieved 
lock in 130 seconds. 
7.2.3.2 Effect of Frequency Offset 
The overall bandwidth of the phase-locked loop determines what the maximum range of 
the loop is. Although in this theoretical implementation it is possible to deal with any 
frequency offset, the reality is that the time required to achieve lock could translate into 
many cycles of the PN sequence. 
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Frequency offsets also have an effect on the convergence of the two sequences, although this 
convergence is also dependent on the code-phase offset between the sequences. Consider 
the case of a 15 bit sequence. If the receiver sequence lagged the incoming sequence by 2 
chips, it would be make sense to have the VCO centre frequency higher than the chipping 
frequency of the transmitted sequence. On the other hand if the offset was 12 chips, the 
VCO centre frequency should· be lower. In practice, however, the offset between the two 
sequences is unknown and therefore the only trade-off is to either make the VCO centre 
frequency higher or lower than the chipping frequency of the transmitted sequence. 
To show the effect of changing the offset between the transmitted sequence chipping fre-
quency and the VCO centre frequency, two examples are considered. Figure 7.18 shows the 
case for an offset of 0.01 Hz from the VCO centre frequency. From the figure, the system 
achieved lock within 15 seconds and maintains lock for only a short period. The fact the 
system lost lock relates to the selection of the loop filter and gain constants and the fact 
that the selected offset is on the fringe of the locking range. This can be solved by increasing 
the locking range of the PLL and widening the bandpass filter at the input·. 




OfTset: 2 bits 
Figure 7.18: Phase-Plane Plot of Novel Loop: frequency Offset. The frequency of the 
transmitted PN sequence was set above the centre frequency of the VCO. Initial lock was 
achieved in 15 seconds, but was not maintained. 
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Figure 7.19: Phase-Plane Plot of Novel Loop: Frequency Offset. The frequency of the 
transmitted PN sequence was set below the centre frequency of the VCO. Initial lock was 
achieved in 15 seconds. but was not maintained. 
In figure 7.19, the transmitted PN sequence chipping frequency is 0.01 Hz below the VCO 
centre frequency. Again the system achieves lock in just over 15 seconds, but does not 
maintain lock either. This result is not unexpected, since the system is symmetrical around 
the VCO centre frequency. 
7.2.3.3 Effect of Q on the System 
The Q of the bandpass filter plays a major role in th~ stability of the system. In figure 7.4 
the system consists of two non-linear sinusoidal elements as opposed to the one found in the 
usual representation of the phase-locked loop. The cosine element can be considered the 
rogue in the overall design. Clearly as Q increases, so the influence of the cosine term on 
the system becomes less. Ideally one would consider making Q very large, but this reduces 
the flexibility in the system in changing frequency easily. 
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Otrset: 7 bits 
. 
120 
Figure 7.20: Phase-Plane Plot of .:-.Tovel Loop: Q=.50. Lock was achieved within 10.5 seconds. 
The effect of the cosine term in the loop equation is reduced with an increase in Q. 
Figures 7.20 thr~ugh 7.22 show the effect of Q on the overall locking performance and 
stability of the system for an offset of 7 chips and frequency offset of 0.005 Hz. For a 
Q = .50, the system achieved lock in around 105 seconds (1.05 milliseconds at 100 kHz). In 
the case of a Q = 20, the system achieved lock within 120 seconds. The last case is for a 
Q = 10. The system achieves lock more rapidly, but does not maintain lock. The system 
drifts due to the large contribution from the cosine term and therefore degrades the overall 
performance of the system. 




Offset: 7 bits 
·Figure 7.21: Phase-Plane Plot of .:-.Tovel Loop: Q=20. Lock was achieved within 120 seconds. 
The cosine term in the loop equation has more effect at a lower Q. 
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Figure 7.22: Phase-Plane Plot of Novel Loop: Q=lO. Lock was achieved rapidly, but was 




In this chapter the non-linear integra-differential equation for the spread spectrum syn-
chronisation network was derived. It was highlighted that the complexity of the equation 
precludes any direct analysis of the equation. Phase-Plane techniques were applied and a 
number of case studies were presented to show the effect of the various system parameters 
on the locking performance of the system. Although, the phase-plane plots are difficult to 
analyse due to the complex trajectories of the system, they clearly show the chaotic nature 
of the synchronisation network and stress the fact that the phase-plane grid is solved using 
a random rather than deterministic walk. The locking time results were extrapolated to 
compare to the simulation results obtained from Tesla. The locking times were of the same 
order and therefore validate the various simulation models used. 
Chapter 8 
Data Demodulation, Carrier 
Recovery and Noise 
In the previous chapters on the design and analysis of the Novel Spread Spectrum Synchro-
nisation network, the issues of data recovery, carrier recovery and noise have been left out of 
the discussion. In this chapter. the low cost, novel network is extended to incorporate data 
demodulation and circuitry to prevent the loss of lock due to data inversion. The imple-
mentations are simulated with Tesla, and the results compared with the methods presented 
in chapter 2. 
8.1 The Influence of Noise on Spread Spectrum Synchroni-
sation 
System design without noise is a different ball ga.me from system design taking noise into 
account. Having designed a .system that works both in theory a.nd practice without the 
addition of noise, the next logical step is to consider the effect of noise on the system. 
8.1.1 Factors Affecting Noise Performance 
A number of criteria aifect the noise performance. of a synchronisation network under the 
influence of noise. Issues like the amount of filtering before .the demodulation circuitry, 
122 
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whether the spread spectrum tracking circuitry is coherent or non-coherent, the use of dif-
ferentiators and so forth all need to be considered. Having stated this, the following factors 
in the design will have a definite effect on the noise performance of the synchronisation 
network: 
8.1.1.1 The System is coherent 
If the spread spectrum is modulated onto a carrier, the carrier needs to be recovered before 
spread spectrum demodulation takes place. This implies that the initial signal to noise 
requirements are determined by the carrier recovery network. 
8.1.1.2 Detection of Received Spreading Wave-form 
To achieve synchronisation the edges of the transmitted spreading sequence are required. 
Noise distorts these edges and makes them undetectable without the use of filtering and 
hard-limiting. To obtain edges the combination of a low-pass filter and comparator are 
require~. To reduce the noise sufficiently, a wideband brick-wall filter ·would be ideal. 
However a brick-wall filter is not practical, and therefore a higher-order low-pass filter 
. would be required. 
It is possible that incorrect detection will occur and this will affect the synchronisation 
process. To determine the point of failure it is possible to treat the spreading sequence as 
a data wave-form and determine a bit error count. It must be pointed out however that 
the sequence is periodic in nature and therefore can not be consider to be a true statistical 
measure. To show the point of failure the signal-to-noise ratio will be decreased until the 
system fails to synchronise 
8.1.1.3 Differentiation 
The use of differentiation or the more flexible novel wide-band signed edge detector places 
a noise limit on the type of applications in which the novel synchronisation network can be 
applied. A certain signal-to-noise ratio is required to obtain the correct edges. Extra edges 
are obtained as the threshold of _the comparator may be exceeded for a short period of time 
due to the added noise. However, statistically the noise should average out to zero, i.e. the 
number of incorrect positive going and negative going edges should cancel out. Therefore it 
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should be possible to operate the network at a lower signal to noise ratio than what would 
be intuitively expected. 
8.1.2 Simulation under Noisy Conditions 
Tesla is equipped with a noise generator based on the technique described by Rabiner and 
Gold [-!7]. The Gaussian noise sample is determined from the sum of twelve pseudo-random 
noise variables with a uniform distribution. This yields a maximum peak value of six times 
the selected RMS noise voltage. 



































Figure 8.1: Simulation Model to Investigate the Effect of Noise 
6 
r----
The simulation diagram is shown in figure 8.1. The transmitted sequence (1001) is summed 
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with the noise (1002) and the result fed into a low pass filter. The output of the filter 
{ 1004) is compared to a fixed voltage reference, the result of which is differentiated and fed 
into the synchronisation network. For the purpose of simulation the transmitted sequence 
( 1001) and the locally generated sequence (21) are correlated to determine the point oflock. 
It should be noted that the sequences must be aligned for a lock condition to be declared. 
All signal-to-noise ratios are given in a bandwidth of half the simulation bandwidth (i.e. 
Bnoise = 2}, =2.5 MHz). 
8.1.3 Simulation Parameters: Case One 
Parameter Value 
Sequence Length 15 
Code Offset 7 chips 
Tx Clock Frequency 101 kHz 
Signal Power 6.25 Watts 
BPF Bandwidth i kHz 
VCO Centre Frequency 100kHz 
VCO Deviation 6kHz 
Loop Filter Bandwidth 1kHz 
Receiver LPF Filter Bandwidth 99kHz 
Receiver LPF Type Single Pole RC 
Table 8.1: Simulation Parameters- Method 2 under Noise (1) 
8.1.3.1 Signal-to-Noise Ratio of -12 dB 
The signal-to-noise ratio was set to -12 dB and the system was simulated using the pa-
rameters defined above. Figure 8.2 shows a 20 millisecond time segment of the transmitted 
sequence at node 1001, the filtered and limited sequence at node 1 and the locally generated 
P~ sequence at node 9. The system achieved lock in 18 milliseconds and maintained lock 
for the simulation period. This is shown in figure 8.3. Taking a closer look at node 1, it 
is clear that errors are made in the estimation of the received chip. This however did not 
affect the system once locked had been achieved. Comparing it to figure 5.7 in chapter 5, 
the system took four times longer to synchronise. 
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Figure 8.2: Transmitted Sequence, Received Sequence and Receiver Sequence. V( l) shows 
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Figure 8.3: Correlator Output. The system achieved lock in 18 milliseconds. The point of 
lock is determined from the point the curve increases linearly. 
Figure 8.4 shows the spectrum at the output of the bandpass filter (node 4). The frequency 
.spike at 101 kHz is an indication of the system having achieved lock. For this frequency 
component to have occurred, the input to the bandpass filter had to be a series of positive 
or negative spikes. The frequency information around the spike is due to the shifting of 
the VCO frequency and the presence of noise. Figure 8.5 shows the time waveform at the 
output of the bandpass filter. Comparing to figure 5.5, the effect of noise is dearly seen in 
the envelope of the wave-form. 
















Figure 8..!: Fourier Spectrum at the Output of the Bandpass Filter (Node 4). The dominant 
frequency component occurs only when the system is in lock. The frequency information 














Figure 8.5: Output of bandpass filter (Node 4). The effect of noise is clearly seen on the 
envelope of the waveform. 
8.1.3.2 Signal-to-Noise Ratio of -16.1 dB 
The signal-to-noise ratio was set to -16.1 dB and the system was simulated using the 
parameters defined in table 8.1. Figure 8.6 shows a 20 millisecond time segment of the 
transmitted sequence at node 1001, the filtered and limited sequence at node 1 and the 
locally generated PN sequence at node 9. The system achieved lock in 25 milliseconds and 
maintained lock. This is shown in figure 8. i. Taking a closer look at node 1, it is clear 
that errors are made in the estimation of the received chip. This however did not affect the 
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syst~m once lock had been achieved: Locking time increased with an increase in noise, not 
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Figure 8.6: Transmitted Sequence, Received Sequence and Receiver Sequence. V(l) shows 
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Figure 8. 7: Correlator Output. The system achieved lock in 25 milliseconds. 
Figure 8.8 shows the spectrum at the output of the bandpass filter (node 4). The frequency 
spike at 101 kHz is an indication of the system having achieved lock. For this spike to have 
occurred, the input to the bandpass filter had to be a series of positive or negative spikes. 
The frequency information around the spike is due to the shifting of the VCO frequency and 
noise. Figure 8.9 shows the time waveform at the output of the bandpass filter. Comparing 
to figure 8.5, the dramatic effect of noise is cl~arly seen in the envelope of the wave-form. 
















Figure 8.8: Fourier Spectrum at the Output of the Bandpass. Filter ()rode -1). The dominant 
frequency component occurs only when the system. is in lock. The frequency information 
around the dominant frequency component is due to noise and the change in frequency 










2.35 2.48 2.45 2.58 2.55 2.68 2.65 2.78 
-2 
X 18 
Figure 8.9: Output of bandpass filter (Node 4). The effect of noise is clearly seen on the 
envelope of the waveform. 
8.1.3.3 Signal-to-Noise Ratio of -18 dB 
The signal-to-noise ratio was decreased to -18 dB. The system was unable to achieve lock 
·within the simulation time window of 40 milliseconds. It is conceivable the system could 
have achieved lock, but it is felt that a 40 millisecond locking time is reasonable. 
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8.1.4 Simulation Parameters: Case Two 
It was stated that the amount of filtering is critical in the design of the synchronisation 
network in noisy conditions. In the simulations to follow the lowpass filter was replaced 
with a 4th order Butterworth. The simulation parameters for case two are given in table 
8.2. 
Parameter Value 
Sequence Length 15 
Code Offset 7 chips 
Tx Clock frequency 101 kHz 
fi 
Signal Power 6.25 Watts 
BPF Bandwidth 7kHz 
VCO Centre Frequency 100kHz 
VCO Deviation 6kHz 
Loop Filter Bandwidth 1kHz 
Receiver LPF Filter Bandwidth 99kHz 
Receiver LPF Type 4th Order Butterworth 
Table 8.2: Simulation Parameters - Method 2 under Noise (2) 
8.1.4.1 Signal·to·Noise Ratio of -18 dB 
The signal-to-noise ratio was set to -18 dB and the system was simulated using the pa-
rameters defined in table 8.2. Figure 8.10 shows a 20 millisecond time segment of the 
transmitted sequence at node 1001 and the locally generated PN sequence at node 21. The 
system locked in 24 milliseconds and maintained synchronisation. This is shown in figure 
8.11. 
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Figure 8.11: Correlator Output. The system initially achieved lock in 9 milliseconds, but 
lock was not maintained. The system re-acquired lock at 24 milliseconds and maintained 
lock. 
An interesting characteristic of the system is that it achieved lock in 9 milliseconds, before 
losing lock at 15 milliseconds. Figure 8.12 shows the case before lock occurred. The shifting 
of the sequence is clearly seen. Figure 8.13 shows the .case where the system locked the first 
time. 
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Figure 8.12: Transmitted Sequence and Receiver Sequence Before Lock. The pulling in of 
the P N sequences is clearly illustrated. 
As expected by making the roll off tighter, the amount of out of band noise was reduced 
enough to allow the system to achieve lock at -18 dB. The question arises, "if by doubling 
the order to 8 can the signal-to-noise ratio be reduced further?" 
1,.1(1891) 
IJ(21) 





Figure 8.13: Transmitted Sequence and Receiver Sequence After Lock. 
8.1.5 Simulation Parameters: Case Three 
It is intuitively expected that an increase in the order of a filter will allow the system to 
synchronise at a lower signal-to-noise ratio. In the simulations to follow the lowpass filter 
was replaced with a ..J:th order Butterworth. The simulation parameters for case two are 
given in table 8.3. 
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Code Offset I 7 chips ! 
Tx Clock Frequency I 101 kHz 
Signal Power J 6.2.5 Watts 
BPF Bandwidth J i kHz 
VCO Centre Frequency j 100kHz 
VCO Deviation I 6kHz 
Loop Filter Bandwidth j1 kHz 
Receiver LPF Filter Bandwidth I 99kHz 
Receiver LPF Type I 8th Order Butterworth 
Table 8.3: Simulation Parameters- )l!ethod i under Noise (3) 
8.1.5.1 Signal-to-Noise Ratio of -16.1 dB 
The signal- to-noise ratio was set to. -16.1 dB and the system was simulated using the 
parameters defined in table 8.3. Figure 8.14 shows the output of the correlator. The system 
achieved lock in 4 milliseconds. This is a dramatic improvement ·over the 20 milliseconds 











Figure 8.14: Correlator Output. Lock was achieved 4 milliseconds at a. signal-to-noise ratio 
of -16.1 dB. 
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8.1.5.2 Signal-to-Noise Ratio of -17.1 dB 
The signal-to-noise ratio was set to -17.1 dB and the system was simulated using the 
parameters defined in table 8.3. Figure 8.15 shows the output of the correlator. The svstem 
achieved lock in 24 milliseconds. 
a 
X 1a 









Figure 8.15: Correlator Output. Lock was achieved 24 milliseconds at a signal-to-noise ratio 
of -17.1 dB. 














Figure 8.16: Correlator Output. Lock was achieved 24 milliseconds at a signal-to-noise ratio 
of -18 dB. 
The signal-to-noise ratio was set to -18 dB and the system was simulated using the param-
eters defined above. Figure 8.16 shows the output of the correlator. The system achieved 
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lock in 24 milliseconds. This is a marginal improvement over the locking time when a 4th 
order filter was used. 
8.1.5.4 Discussion 
From the case studies, it was found that by increasing beyond -19 dB, the system did not 
achieve lock. The order of the filter, as expected, determined the signal-to-noise at which 
the system failed to achieve lock within the required 40 milliseconds. It was also shown that 
doubling the order of the filter from 4 to 8 had little effect on locking time. However by 
using a higher order filter over an RC filter, the locking time was greatly improved and the 
system achieved lock at lower signal-to-noise ratios. The weakness of the system is dearly 
due to the fact that the detection of the incoming sequence is required. By using a filter 
matched to a PN bit, it should be possible to operate at a lower signal-to-noise ratio. 
The noise does contribute to the locking process by introducing extra spikes. These extra 
spikes aid in the shifting of the VCO frequency and therefore the evaluation of the frequency-
code phase grid. However, the effect introduced by the extra spikes should average out, 
thereby allowing the system to lock with correct frequency and code phase. To illustrate 
the fact that the extra spikes introduced into the system do not cause the system to lose 
lock, consider figures 8.11 through 8.20. (Note: The inversion is due to the comparator.) 
The simulation parameters are from case one. 
In figure 8.17 the number of errors are few. As the noise is increased the number of false 
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Figure 8.17: Errors due to noise: -7 dB 
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Figure 8.19: Errors due to noise: -16.1 dB 
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In figure 8.19 errors occur regularly. Although the sequences are aligned, the detected 
sequence differs from the received sequence. In figure 8.20 the .system did not achieve lock 
in the required 40 milliseconds. The number of errors in the detected sequence was too 
large to enable the system to achieve lock. 
8.1.5.5 Comparison with RASE 
Since both the novel synchronisation system and RAS~ both required the detection of in-
coming chips and are both implemented to operate at base-band, it is realistic to draw some 
comparisons in how they perform under the influence of noise (with no Doppler present). 
In Chapter 2, the locking time for RASE was given as (assuming that noise does not give 
false alarms, etc): 
(8.1) 
If the probability of false alarm and false dismissal is taken into account, the average locking 
time is: 
T. _ Te + nTc 
a - Pn (1 - P fa ) (1 - P f d ) 
where: 
p fa is the probability of false alarm 
PJd is the probability of false dismissal 
(8.2) 
To determine the values of PJa and PJd is difficult, since these parameters are dependent 
on the examination period generator. the threshold detector and other design factors. The 
comparisons that follow will assume that these values are small (0.2). It should be noted 
however tha.t the locking times calculated .for RASE will be optimistic, while the values 
given for the novel synchroniser are actual simulation results. It should also be noted that 
the examination period Te was selected to be equal to one P:\" period, whereas in typical 
systems it could be multiple periods. Table 8.-l gives the locking times. If Doppler were 
to be include the locking times of the Novel Synchroniser would not change dramatically, · 
while those for RASE will. 
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Case# SN Ri dB SNRa dB p Tnovel ms Trasems 
1 -12.0 +1.0 0.80 18 0.800 
1 -16.1 -:3.1 0. 7.S 25 0.940 
2 -18.1 -.5.0 0.60 24 2.300 
:3 -16.1 -:3.1 0.7.5 4 0.940 
3 -17.1 -4.1 0.70 24 1.300 
3 -18.0 -5.0 0.60 24 2.300 
Table 8.4: Locking times of RASE and the Novel Synchroniser 
where S N Ri is the signal-to-noise ratio in half the simulation bandwidth and S N Ro is the 
signal-to-noise ratio in a bandwidth of fc and pis the probability of correctness (see [22]). 
8.2 Modulating the Spread Spectrum Signal 
In the preceding chapters, the analysis and design has concentrated on the base-band mod-
el. Coherent demodulation techniques required by the specific implementations of the novel 
synchronisation network, imply that synchronisation of the PN sequences must occur at 
base-band. The fact that the synchronisation of the carrier is required before the syn-
chronisation of the spreading wave-form implies that the system signal-to-noise ratio is 
determined by the component which fails first at a given signal-to-noise ratio. For exam-
ple if the carrier tracking fails at -15 dB and the spread synchronisation network at -16 
dB, the lowest signal-to-noise ratio at which the system can function is set by the carrier 
tracking netv.rork. 
To explain why this is true, it is necessary to re-examine the implementation of spread 
spectrum systems. Dixon [IOJ and Gardner [48] state that the minimum signal-to-noise 
ratio a phase-locked loop can operate at is 0 dB in the noise bandwidth B£. In non-
coherent spread spectrum systems, carrier tracking is not performed, since the discriminator 
employed is not sensitive to data modulation or carrier phase (see figure 2.1.5 ). The fact 
that since no carrier tracking is included, but only a local reference, the noise performance 
of the tracking loop is affected: 
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Gaudenzi and Luise [34] improved the noise performance of the delay-lock loop by perform-
ing carrier tracking after the two sequences were in. near-alignment (initially the system 
operates in a non-coherent mode). This implies that the signal-to-noise ratio at the input 
to the carrier tracking loop includes the processing gain. and therefore carrier tracking takes 
place at a much higher signal-to-noise ratio than other coherent techniques. To illustrate 
this fact, consider the following example: 
Assume that the input signal-to-noise ratio to the demodulator of the s.pread spectrum 
system (with a 20 dB processing gain) after initial filtering and amplification is -20 dB in 
a bandwidth of 100 kHz. The carrier frequency is 1 ~1Hz and the carrier tracking loop has 
a noise bandwidth of 20 kHz. Therefore the signal-to-noise ratio in the carrier tracking 
loop's noise bandwidth is -13 dB. According to Di..xon it is not possible to track the carrier 
at this signal-to-noise ratio. However, after despreading, the signal-to-noise ratio is 0 dB. If 
the despread signal is now fed to the carrier tracking loop, the signal-to-noise ratio in the 
loop noise bandwidth would be i dB. 
The analysis and design of carrier recovery networks is well documented. Gardner [48] 
discusses and analyses various implementations of phase-locked loops. In chapter 6 the 
analysis of phase-locked loops was briefly discussed. When designing phased-lock loops to 
work in noisy conditions, a third parameter enters the equation and that is noise bandwidth. 
(The other parameters were damping and loop bandwidth.) 
Assuming a filter of the form, 
F(s) = sr2 + 1 
STt 
the primary design formula for a second order phase-locked loop are: 
1 1 
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8.2.1 Loop Design 
For the design, a damping (17) of 0.5 was selected. This implies that the loop is marginally 
underdarnped. The relationship between noise bandwidth and the natural frequency, using 




r 1 determines the loop bandwidth of the system. The choice of r 1 depends on the envi-
ronment that the system is required to operate in, the required pull in-range and noise-
bandwidth. In the simulation the primary factor that is of concern is nQise and therefore 
noise bandwidth. For the simulation, the noise bandwidth was selected as 20 kHz. There-
fore Wn is 40 kradfs. Using equation 8.5, and solving for r2 gives a value of 2.5 · 10""'5 . r 1 
was selected as .5.3 · 10-5 , giving a [(of 13 kHz/Volt. 





Figure 8.21: Transmitter 
The transmitter, figure 8.21, consists of a signal source that generates the carrier and 
chipping frequencies. The carrier (modul\lO)l is spread by the maximal length pseudo-
noise sequence (1). The resultant signal (2) is added to noise and transmitted. 
1The notation of xxx\yy is used to distinguish nodes specified a.s subcircuits in the Tesla simulation. 
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Figure 8.22 shows the partial recei\·er model. The received signal (assuming it has passed 
through a receiver front-end) is squared to remove the spread spectrum signal. The result is 
that a signal at twice the carrier frequency is obtained (lock\3). The signal is hard-limited, 
giving a TTL compatible signal (of\ 7). The clock signal is lowpass filtered to remove higher 
order terms and shifted by ninety degre€s. The resultant signal (5) is used to demodulate 
the received signal (3). The signal is fed to the baseband spread spectrum synchronisation 
network as given in figure 8.1. 
To PN demod 
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Figure 8.22: Partial Receiver 
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Lowpass 
filter 
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8.2.3 Simulation Parameters 
8.2.3.1 Spread Spectrum Simulation Parameters 
Parameter Value 
Sequence Length 1.5 
Code Offset 7 chips 
Tx Clock Frequency 101 kHz 
BPF Bandwidth 7kHz 
VCO Centre Frequency 100kHz 
VCO Deviation 6kHz 
Loop Filter Bandwidth 1kHz 
Receiver LPF Filter Bandwidth 101 kHz 
Receiver LPF Type 4th Order Butterworth 
Table 8.5: Simulation Parameters: Spread Spectrum Network 
8.2.3.2 Simulation Parameters: Carrier Synchronisation Network 
Parameter Value 
Carrier Frequency 1.08 MHz 
Average Power 3.125 Watts 
VCO Centre Frequency 1 MHz 
VCO Deviation -tOO kHz I 
Loop Filter Bandwidth 6kHz 
Loop Filter Type lst Order Active Lowpass 
Table 8.6: Simulation Parameters- Carrier Synchronisation Network 
8.2.4 Noiseless Case 
Figure 8.23 shows the frequency spectrum of the transmitted waveform. The characteristic 
spread spectrum frequency spectrum is prevalent. The carrier is -14 dB down from the 
largest frequency component. In practical.systems only the main lobe is transmitted and 
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the side-lobes are remo\·ed. The primary reason is that more than 90 percent of the total 
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Figure 8.23: Spectrum oi Transmitted Signal. The characteristic spectrum of a PN sequence 
is clearly illustrated. In practical designs only the primary lobe is transmitted, with the 
















Figure 8.24: Phase-locked Loop Error Signal (lock\5). Carrier lock is achieved in 0.3 
milliseconds. This is indicated by the error signal settling around a. DC value. 
Figure 8.24 shows the \"CO drive signal. Carrier lock was achieved in 0.3 milliseconds a.nd 
was maintained through che duration of the simulation. Figure 8.25 shows the spectrum of 
the transmitted carrier and the locally generated reference signal. The frequencies a.re both 
1.08 MHz. 
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Figure 8.26: Spectrum of Demodulated Signal. 
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Figure 8.26 shows the demodulated signal. The P~ spectrum is shifted to base-band and 
2.16 MHz. The signal is filtered using a 4th order Butterworth lowpass filter. The 15 
frequency components, are spaced i.2 kHz apart. 
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Figure 8.27: Spectrum of Filtered Demodulated Signal 
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Figure :3.28: Input to Bandpass Filter. Lock is determined by a train of all positive or all 
negative. Lock was achieved in 3 milliseconds. 
Figure 8.28 shows the input to the bandpass filter. In the design of the novel spread 
spectrum system it was stated that once the impulses are all positive or all negative the 
system is in lock. From figure 8.28 the system achieves lock in 3 milliseconds. This is still 
I 
within the same order as the RASE and other serial search techniques discussed in chapter 
9. Figure 8.29 shows the transmitted and locally generated PN sequences. The sequences 
locked with a one chip offset. 
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Figure 8.29: Comparison between Transmitted and Receiver PN Sequences. Since positive 
lock occurred, the sequences are offset by one chip. 
8.2.5 Effect of noise on Carrier Synchronisation 
8.2.6 Synchronisation at an Average Signal-to-Noise ratio of -9 dB 
Using the same parameters as the previous case. without noise, the system was evaluated 
under a noise power of 25 Watts. Therefore the average transmitted signal-to-noise ratio is 
-9 dB. The system was ?imulated for 100 milliseconds. Figure 8.30 shows the transmitted 
spectrum. The level of noise is clearly seen, with the side lobes embedded within the noise. 
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Figure 8.30: Spectrum of Transmitted Signal. The characteristic PN sequence spectrum is 
distorted by noise. 
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Using the VCO drive signal to determine if lock was achieved was not possible due to 
the excessive noise. To determine whether the system was in lock, the locally generated 
reference was compared to the transmitted carrier waveform. The carrier was synchronised 
in ?-round 8.345 milliseconds. Figure 8.31 shows the transmitter carrier and the locally 
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Figure 8.31: Tx Carrier versus Locally Generated Reference 
Figure 8.32 shows the demodulated frequency spectrum. The spectrum of the PN sequence 
is distorted by the noise. The spread spectrum did not synchronise within the simulation 
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Figure 8.32: Spectrum of Demodulated Signal. 
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Figure 8.3-t: Transmitter Carrier and Locally generated reference. The signals locked 180 
degrees out of phase. 
8.2.8 Discussion 
The noise power was increased further, but the system failed to synchronise within the 
given synchronisation time window. From the results presented it is clear that the car-
rier synchronisation can be a limiting factor on the overall synchronisation network. (In 
most spread spectrum implementations carrier tracking is either not required (non-coherent 
techniques) or is done after despreading (34]. B;y doing carrier tracking after despreading, 
the processing gain can be used to improve the recovery of the carrier.) The trade-off is 
the required synchronisation time of the system versus the signal~to-noise ratio at whic~ 
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the system is to function. It should be stated, however, that the choice is dependent on 
the application. If the system is to be used for low-cost rural communication (49](50] the 
number of factors that enter the equation increases, especially when using code division 
multiple access, where long sequences and low signal-to-noise ratios are required. In the 
design, however, there are no overall set of rules that govern these choices and it is therefore 
up to the designer to ensure that all the factors are taken into account. 
8.3 The Influence of Data on Spread Spectrum Synchroni-
sation 
The spreading of data in spread spectrum systems has a dramatic effect on the synchro-
nisation of the spreading waveform. In chapter 2 it was shown that the optimal tracking 
network and baseband full-time early-late tracking loop failed under the presence of data. 
The novel implementation suffers from the same drawbacks when data is included. 
The loop, while providing for simple pseudo-noise sequence synchronisation, cannot lock 
on a data modulated signal. A sign change in the input will result in the spikes reversing 
polarity, thus falsely causing the loop to adjust it's code-phase. However, if the state of 
the receiver is monitored the loop can be adapted to a data driven environment. The loop 
can be designed to detect for code-phase synchronisation and then to rectify the polarity of 
the spikes when a sign change occurs due to the data. This will result in the loss of code-
phase information as all the spikes will be unipolar, but as the sequences are in lock this 
information is redundant. Two sequences in code-phase lock will remain in lock if driven 
at the same frequency. As the spikes still contain frequency information the receiver will 
track the transmitter accurately. 
In any data systems it is not unusual to allow a fixed period of time for the system to 
synchronise before modulating the wave-form. For the novel synchronisation network, the 
following design criteria were specified: 
• The transmitted data is preceded by a series of l 's to allow for the acquisition of the 
spreading waveform. 
• A reasonable Signal-to-~oise ratio is required. 
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8.3.1 Spike Counting to Determine Data 
Using the design criteria above it is possible to overcome the inversion of the impulses by 
the data after lock. Once the system is in lock the output becomes a series of all positive 
or all negative impulses. Lock can be detected by counting at least half of the impulses. 








PN gen. < 
Data Detect 
MUXCTL 
Figure 8.3.5: Receiver with data detection 
vco 
Circuitry was thus designed to detect firstly code lock and secondly for the polarity of the 
locking spikes. ( See Figure 8.36 ). The detection circuit consists of two arms, one to deal 
with the negative going spike and th.e. other with the positive going spike. Each arm consists 
of a comparator, to determine the sign of the spike, a binary counter { C)fTR ), to detect 
for a lock condition, and a memory element ( MEM ), to save the polarity of the locking 
condition. 
The input spikes are compared to set positive ( POS ) and negative ( NEG ) levels to 
determine locking direction. The narrow pulses generated by the comparators trigger mono-
stables ( M-S ) with pulse widths set to half that of a chipping period so as to allow the 
digital circuitry time to settle and time to change the state of the tracking loop. These 
pulses are then counted using binary counters ( CNTR ). In simulation the loop was said 
to be in lock when the most significant bit ( M ) of the counter was high. The counters are 
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inter-locked as a negative going pulse will reset ( RST ) the positive counter and visa-versa 
as a spike of opposite polarity is an indication that lock still needs to be achieved. The 
counters are gated with their own outputs so that they do not continue counting once lock 











Figure 8.36: Circuit diagram of the Detection Circuitry. 
Once the tracking loop has locked, as evidenced by either the negative or positive counter's 
most significant bit going high, then that polarity is declared the natural locking direction. 
This information is then stored in a memory element ( NAT POS or NAT NEG). One then 
AND gates the natural locking direction with the least significant bit ( L ) of the opposite 
direction counter to detect when the loop should generate the SWAP signal. ( See Figure 
8.37 ). The SWAP signal is the .control flag deciding whether one must rectify the spikes 
or not. ( See Figure 8.35 ). This keeps the input spikes to the clock circuitry unipolar and 
the loop remains in lock. 
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NEGS.POSS NEGS.POSS NEGS.POSS NEGS.POSS 
NATN.NATP X X X X 
NATN.NATP X 1 X 0 
NATN.NATP X X X X 
NATN.NATP X 0 X 1 
SWAP = ( NATP AND NEGS ) OR ( NATN :\.~D POSS ) 
NEGS = NEGATIVE SPIKE 
NATN = NATURAL NEGATIVE 
POSS =POSITIVE SPIKE 
NATP = NATURAL POSITIVE 
Figure 8.37: Logic table for the detection circuitry. 
The data was recovered by multiplying the input with the receiver's replica of the pseudo-
noise sequence followed by a correlation receiver. However, this assumes that the data clock 
recovered. For the purpose of simulation the transmitter clock was carried across to the 
receiver. The integrate and dump circuit is triggered at the edge of a bit period. On closer 
examination of the detect circuitry, the MUX output signal is a representation of the data. 
It is therefore possible to use this as the data signal and avoid the use of integrate and 
dump circuitry. Although this is not optimal is reduces the complexity of the receiver and 
removes an extra layer of synchronisation from the receiver. 
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8.3.1.1 Simulation Results 
Parameter Value 
Sequence Length 15 
Code Offset 4 chips 
Tx Clock Frequency 101 kHz 
BPF Bandwidth i kHz 
VCO Centre Frequency 100kHz 
VCO Deviation 6kHz 
Loop Filter Bandwidth 1kHz I 
Receiver LPF Filter Bandwidth 101 kHz I 
Receiver LPF Type 1st Order RC 
Table 8. i: Simulation Parameters: Spread Spectrum Network 
Using the simulation parameters given in figure 8.7 the following simulation results were 
obtained, Figure 8.38 shows the original data versus the output data. From the graph it is 














Figure 8.38: Detected Data verses Transmitted Data. The system achieved lock in 20 
milliseconds. 
Figure 8.39 shows the spikes before polarity correction. The envelope of the signal is a clear 
representation of the transmitted data. Figure SAO shows the spikes after correction. The 
single impulses are due to the fact that the change in sign must be detected first. These 
impulses with incorrect polarity will have little effect on t,~e synchronism of the system. 
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Figure 8.39: Spikes Before Polarity Correction. If the detect circuitry was not present, 















Figure 8.40: Spikes After Polarity Correction. Only the switching spikes are now present. 
When an impulse occurs, the sign of the impulses is inverted. 
8.3.1.2 Discussion 
It is clear from the results presented that for the system to work successfully the signal-
to-noise ratio of the system should be such that the number of incorrect impulses that 
enter the system are kept to a minimum. In the detection circuitry the change of state 
occurred based on one impulse. With the design however it is possible to count a few spikes 
before changing the poiarity of the impulses entering the system. In this way the system 
can operate at a. slightly lower signal-to-noise ratio. J:n the next section, the issue of data. 
detection in noise is dealt with. The primarydiff-erence between the detect circuitry is that 
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a small time frame of the P N sequence is correlated. and based on the value the polarity is 
changed. 
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Figure 8.41: Transmitter 
noise 
Figure 8.-1:1 shows the basic design of a direct sequence spread spectrum transmitter. The 
data source includes the necessary logic to insert a number of ones before the actual data 
to allow for the receiver to achieve complete synchronisation. The data and the spreading 
sequence are multiplied together to form the baseband spread spectrum signal (10). The 
resultant signal is modulated to fc (2). 
5V 
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Figure 8.42: Frequency Divider 
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DFF = D Flip-flop 








Figure 8..!3: Partial Receh·er 
At the receiver, fig1,1re 8..!3 the received signal is squared to remove the spreading a.nd data. 
signals, a.nd is fed into a. phase-locked loop running a.t twice the carrier frequency. The 
output of the VCO is a.t twice the original frequency. To obtain the original frequency the 
VCO output signal is fed into a. frequency divider a.s given in figure 8.42. The sinusoid 
is ha.rdlimited a.nd· fed into a. JK flip-flop. Since the phase-locked loop a.nd the original 
signal a.re out of phase, the signal is shifted by 90 degrees. The resultant sign~ is used 
to demodulate the received signal (3). The demodulated signal ( 5a) is lowpass filtered to 
remove the information signal a.t twice the carrier frequency a.nd reduce the noise into the 
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base-band demodulation network. The signal (5b) is hard-limited to generate square pulses 
(5c) which are differentiated (or signed edge detected). The resultant impulses (5d) are 
multiplied with the locally generated PN sequence and a signal to remove the inversions 
caused by the data. The impulses (5g) stimulate a bandpass filter which in turn drives a 
. . 
phase-locked loop (see 8.1 for implementation). 
The filtered baseband signal (5b) is correlated with the locally generated PN sequence to 
extract the original spread spectrum signal. In BPSK the clock is recovered from the data 
signal. Due to the limitations in the number of nodes Tesla can cope with, the transmitter 
carrier was used to obtain the transmitted data. Therefore the total synchronisation times 
given still require the data clock recovery time to be included. The output of the correlation 
receiver (20) is fed into the lock detect circuitry. 
The inputs to the lock detect circuitry include the data (20) and the PN sequence clock 
(21). The circuit has two sections. The upper branch determines the direction of the present 
data, while the lower section determines whether the system is in positive or negative lock. 
The output (100) drives the MUX that determines the direction of the impulses. The data 
signal (20) is fed to C1, C2 and the Integrate and Dump Circuit. The output of Cl and 
C2 is dependent on the input from the data correlation receiver. The comparison value 
of ±8 volts is dependent on the level of noise and voltages of the PN sequences, received 
signal and so forth. Only one of the comparator branches will be positive. Assuming that 
the output of Cl goes from high to low. then a pulse is generated by the monostable. The 
state is permanently gated in the D-type flip-flop. 
Table 8.8 shows thelogic table for the input circuitry to the D flip-flops DFFl and DFF2. 
Since A and B cannot be in the same state, only the relevant combinations are shown. Only 
when C goes high will D or E change state. The change of state is dependent on the D 
flip-flops. On start-up the flip-flops' are set to the zero state, i.e. DFFQ = 0 and therefore 
D F FQ = 1. Table 8.9 gives the relevant states for D F Fl and D F F2. From the table it 
is clear that once the state of the flip-flop is set, it will remain in that state irrespective of 
the input to the flip-flop. From the tables it is clear that D F F1Q and D F F2Q cannot be 
high at the same time. 
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AI sjc D E 
0 i 1 I 0 0 0 
1 ! o I 0 0 0 
o I 1 I 1 I 0 1 ... 
I 
o I 1 ! 1 1 0 
Table 8.8: Logic Table for System Lock (1) 
D/E DFFQpast DFFQpast I CLK DFFQpres DFFQpres i 
0 0 1 i 1 0 1 I 
1 0 1 I 0 1 0 I 
0 1 0 I 1 1 0 
1 1 0 I 0 1 0 
0 1 0 I 1 1 0 
Table 8.9: Logic Table for System Lock (2) 
The locally generated P~ sequence clock is fed into monos table (.ivf 53) and flip-flops D F F2 
and D F F3. When the clock goes low. a positive pulse is generated. The pulse is inverted 
and is used to reset the integrate and dump circuit (when drive signal is low). The data 
signal is therefore only correlated over one chipping period to determine a change in sign. 
The output of the integrate and dump circuit is fed in C3 and C4 and compared to ±1 
volts respectively. When the clock goes IO\v the states of the comparators are stored. The 
states of the flip-flops determine whether the input spikes are inverted or not. Only one of 
the flip flops can be high at any one time. Therefore from the results in tables 8.8 and 8.9, 
the logic table 8.10 for the swap signal can be determined. Note that C in figure 8.44 is 
used to switch in a delay if the PN sequences are offset by one chip (positive impulse lock 
- chapter 5). 
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DFF:3Q I DFF4Q DFF1Q DFF2Q SvVAP ACTION 
Pos j Neg PosLoc NegLoc 
0 I 1 0 1 0 
1 I 0 0 1 1 invert 
0 I 1 1 0 1 invert 
I 
1 I 0 1 0 0 
Table S.10: Logic Table for System Lock (1) 
8.4.1 Noiseless Case 
Parameter Value I 
Sequence Length 15 
Code Offset 7 chips 
Tx Clock Frequency 101 kHz 
BPF Band,vidth 7kHz 
VCO Centre Frequency 100kHz 
VCO Deviation 6kHz 
Loop Filter Bandwidth 1kHz 
Receiver LPF Filter Bandwidth I 101kHz 
Receiver LPF Type 4th Order Butterworth I 
Table 8.11: Simulation Parameters: Spread Spectrum Network 
The system was simulated without noise to show how the circuitry operates. Figure 8.45 
shows the transmitted data and the output of the correlator. The system achieved lock in 
4. i milliseconds. Figure S.-!5 shows the MUX control signal verses the transmitted data. 
When the data changes sign. the detect circuitry determined that a sign change had taken 
place and the input spikes were inverted as shown in figure 8..!6. The opposite occurs when 
the data goes from low to high. In figure 8.47 the switching is clearly identified by the short 
periods of positive impulses. Since the number of impulses in the opposite direction are. 
only a small proportion of the total number of negative going spikes they will not affect the 
synchronisation of the circuit. 
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Figure 8.4i: Rectified Spikes. The positive going spikes after lock a.re caused by the delay 
in determining whether the data. has changed sign. 
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8.4.2 Signal-to-Noise Ratio of 0.3 dB 
Noise was added to the system giving a signal-to-noise ratio of 0.3 dB. The system achieved 
synchronisation \vithln 6 milliseconds, slightly slower than the ideal case. The data was 
decoded correctly as shown in figure 8.48. The data inversion can be caused by any number 
















Figure 8.48: Detected Data verses Transmitted Data. Lock is achieved within 6 milliseconds. 
8.4.3 Signal-to-Noise Ratio of -13.6 dB 
The signal-to-noise ratio was then decreased to -13.6 dB. The resultant data is shown in 














Figure 8.49: Detected Data verses Transmitted Data. Lock is achieved within 8 milliseconds. 
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8.4.4 Signal-to-Noise Ratio of -16.1 dB 
The signal-to-noise ratio was decreased by a further 2 dB. The system achieved lock in 10 
milliseconds. A number of data errors occurred around 16 milliseconds. Data was decoded 
correctly between 21 and 28 milliseconds before a number of errors were made. Data was 
decoded correctly around :32 milliseconds. Figure 8.51 show that the system did not lose 
lock when the data was incorrectly decoded. This implies that the system behaves well even 
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Figure 8.51: 'I'ransmitted and Locally Generated PN Sequences. Even though no data was 
decoded correctly between 2.9 and :3.2 milliseconds, the PN sequences remained in sync. 
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8.4.5 Discussion 
The use of correlation to determine the lock direction, i.e. positive or negative lock, and to 
determine whether the input to the PN sequence synchronisation network has been inverted 
or not is more optimal that the original spike counting. Using correlation also allows the 
system to operate at lower signal-to-noise ratios when data is included. The system was 
evaluated at various signal-to-noise ratios. The system still synchronised at -16.1 dB (noise 
bandwidth half the simulation bandwidth.) 
8.5 Comparison with Existing Methods 
In chapter 2 it was shown that the Baseband Full-Time Early-Late Tracking Loop was 
sensitive to data, and therefore had little practical application unless the PN sequence 
occurred enough times within a bit to allow for resychronisation in each bit interval. The 
novel method presented in this dissertation is also sensitive to noise. Again it would have 
been possible to have a high chipping rate and allow the system to re-acquire lock in each 
interval. The advantage of the novel synchronisation network is that it does not require the 
dual synchronisation structure. This approach is however not practical and it is for this 
reason that the non-coherent techniques are popular. 
For the novel synchronisation network, extra circuitry was designed to allow the system to 
work effectively under the influence of data. The first design counted spikes to determine 
the direction of lock and the current data bit. The design, although not suited to lower 
signal-to-noise ratio applications served as the basis for designing a more effective method 
of dealing with data. 
The circuitry that detects the data and lock condition was redesigned using correlation 
methods to detect the lock condition and the data. This design was a remarkable im-
provement over the spike counting design and the system was evaluated successfully at a 
signal-to-noise ratio of -16 dB. It must be highlighted that at very low signal-to-noise ratios 
the non-coherent early-late techniques are more effective. However it was the objective of 
this dissertation to find a cost-effective, easy to implement system, that achieved synchro-
nisation and tracking without the addition of extra synchronisation networks at the cost of 
having to operate at higher signal-to-noise ratios. 
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8.6 Summary 
In this chapter the more practical issues of communication systems were discussed. Issues 
like carrier tracking, noise and data were discussed and simulated. It was shown that the 
system operated successfully at a signal-to-noise ratio of -18 dB (in half the simulation 
bandwidth). The novel synchronisation network design was extended to deal with the 
influence of data on the synchronism of the network. Two designs were presented, one 




In the previous chapters simulation and theoretical techniques were used to analyse the 
novel synchronisation networks presented in this dissertation. However simulation and 
practical implementations do not always agree. To validate the simulation results and to 
verify that the simulations were legitimate, practical systems were built. The practical 
systems were also built to show that the implementation is indeed simple and low-cost. In 
the practical systems a novel wideband, low noise squarewave differentiator was designed 
and the phase-locked loop was implemented with a synchronous oscillator (51](52]. Both of 
these devices will be discussed as they have been extensively used in the practical systems 
that have been constructed. The practical work was done in part by Mark Davidson 1 under 
the direct supervision of the author. (See [41] for details on the practical implementations 
and results.) 
9.1 Synchronous Oscillator 
Injection locked oscillators are a method of achieving synchronisation. . They combine a 
fast frequency locking time with an independent noise and tracking bandwidth. They do 
however introduce a measure of phase shift between their input and output. Uzunoglu and 
White [.51] presented a new synchronisation network that performed the same function as 
a~ injection locked oscillator, but had superior characteristics. It was claimed that the 
synchronous oscillator was in fact not an injection locked oscillator at all. In [52] it shown 
that although the synchronous oscillator is superior to the inject locked oscillator, it shows. 
1 Mark Davidson is a. Masters student working in the same research group. 
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a phenomenon known as the 'current hump'. The current hump is an inherent phenomenon 
displayed by all injection locked oscillators. [53]. 
The synchronous oscillator has some interesting characteristics which makes it well suited 
to the synchronisation system presented in this dissertation. The network has the following 
characteristics: 
• Flat tracking range. 
• Storage time - circuit will maintain lock when no input is present for a period of time 
before losing lock. 
• Tracking range narrows as input level decreases - improved noise performance over 
phase-locked loop. 
• Fast locking time - the output frequency of the oscillator is a function of the instan-
taneous input frequency (no integration). 
Given these attributes, the synchronous oscillator formed the basis of the tracking loop [54]. 




Figure 9.1: Circuit diagram of the synchronous oscillator. 
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9.2 Wideband Low Noise Square-Wave Differentiator 
Signed edge detection (or square-wave differentiation) forms the basis of the novel synchro-
nization network. Practically the standard differentia tor implementation has both frequency 
and bandwidth limitations which are determined by the slew-rate of the operational ampli-
fier. The differentiator also generates a fair amount of self-noise, which is compensated by 
adding a pole to the network. However this does not improve the bandwidth, but reduces 
it. Figure 9.2 shows an active differentiator and figure 9.3 its frequency response. 
Figure 9.2: Active Differentiator 
0 20 40 60 so 100 
j 
Figure 9.3: Frequency Response of Differentiator 
9.2.1 Positive Edge Detection 
There is an alternative method of generating a positive going spike for every edge of a square 
wave. ( See Figure 9.4 ). This circuit is often used to recover the clock of data~ Assuming 
that the input unipolar square wave swings between 0 and 5 volts, the delay introduced 
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by the exclusive OR gates tied to ground causes a glitch at the output. .-\ spike is thus 
generated for every edge. 
As the circuit is based on level comparison the edge detector is a low noise implementation 
as the input is only sampled when a marked change in state occurs. Furthermore the gate 
switches fast and therefore does not have the slew rate problems of opamps. The most 
important advantage of this circuit is that the delay value can be set according to the 
application. Thus the effect of the harmonics can be reduced by making the delay longer. 
This is due to the relationship between time and frequency. A train of square pulses in the 
time domain translates to a train of impulses in the frequency domain that are weighted 
bv a sin(x) functio~. As the pulses are widened in the time domain so the sin(x) function 
• X X 
narrows in the frequency domain and therefore performs a 'filtering' operation by reducing 
the higher harmonics. 
I 
sJ h II n r7--? I I I I I D 
~ ~ 
Figure 9.4: Digital Edge Detector 
9.2.2 Signed Edge Detection 
Edge detection does not truly differentiate the input square wave as the polarity of the 
impulses is lost. This led to the implementation of a 'signed edge detector'. It is possible 
to modify the edge detector ( See Figure 9.4 ) by adding a few analogue components ( See 
Figure 9.5 ) to generate signed pulses for every edge. The circuit retains the advantages of 
the edge detector while multiplying the output of the edge detector by the input square wave 
results in the correct polarity spikes. The circuit thus implements a low noise wideband 
square wave differentiator. The bandwidth of the output is limited only by the speed of the 
digital circuitry and the bandwidth of the multiplier. 




r:-u1 r U2 
-:::- .; 
Figure 9.5: Signed Digital Differentiator 
9.2.3 Comparison: Practical 
The various implementations were built and tested in a noiseless environment. Under these 
conditions the signed edge detector was better than the differentiator. .Although noise 
perfoqnance is equivalent, the signed edge detector spikes are cleaner and more defined. 
Signed Edge Detector 
The measured results of the signed edge detector are shown in figure 9.6. The input to the 
circuit is shown in figure 9.7. The output spikes display little overshoot or ringing. The 
output is clearly wideband due to the width of the spikes. 
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Figure 9.6: Output of Signed Edge Detector 
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The measured results of the analog differentiator are shown in figure 9.8. The input to the 
circuit is shown in figure 9.9. Due to the integration component the spikes are not as sharp 
as those of the signed edge detector and approach zero volts exponentially. 
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Figure 9.8: Output of Analog differentiator 
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Figure 9.9: 1 MHz input square wave 
9.2.4 Comparison: Simulation 
The circuits shown in figures 9.2 and 9.5 were then simulated under noisy conditions. This 
was done using the simulation package TESLA 2 and the model shown in figure 9.10. The 
RC low-pass filter removes as much noise as possible. The input waveform to the filter is 






Figure 9.10: Simulation model 
d 
dt 
The results for the various implementations are shown in figures 9.13 and 9.14 
Examining these figuresit is clear that the signed edge detector implementation is far more 
2 @ 1990-1993,by TESOFT,Inc. 
























Figure 9.11: Input waveform 
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successful than the other implementations in differentiating a square wave in a noisy envi- -
ronment. It is possible by placing a one bit quantizer before the input to the differentiator 
block to improve the differentiated square-waves in both cases. 
9.3 Practical Results: Novel Method One 
For the practical system _variable length pseudo-noise sequence generators were built (54]. 
The edge detected locally generated pseudo-noise sequence and the received sequence were . · 
multiplied using a Mini-circuits SBL-1 double balance mixer. Verification of lock was deter-
mined by the number of negative going spikes and by comparing the two sequences. Figure 
9.15 shows the two sequences, while figure 9.16 shows the product of the edge detected and 
received sequences. From figure 9.15 it can be seen that the sequences are offset by one bit. 
This can be overcome by including a one-chip delay. 
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Figure 9.15: Comparison of Received and Locally Generated Sequences 
Figure 9.11): Product of the Edge Detected and Received Sequences 
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Figure 9.17: 15 Bit Maximal PN Sequence 
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to be in-lock, but the sequences were not aligned. This occurred most often very near the 
centre frequency and at the ends of the tracking range. The system was also subjected to 
the varying of the transmitted frequency. The system coped well with the sudden changes 
in frequency and did not loose lock. 
9.4 Practical Results: Novel Method Two 
Novel method two was built using a. phase-locked loop as opposed to the use of the syn-
chronous oscillator (41]. The choice of the phase-locked loop over the synchronous oscillator 
was based on the fact the phase-locked loop was used in the simulations. It is still felt that 
the Synchronous Oscillator is a viable choice in the design of the network. The design and 
practical circuits are detailed in [41]. Only the the transmitted and locally generated PN 
sequences are compared. The system was built at 6 MHz and the system was implemented 
using the block diagrams given in the previous chapters. 
9.4.1 Synchronisation without Data 
Figures 9.17 through 9.19 show the results of the practical system. In all three cases it is 
clear that system is in-lock. The practical systems were run for more than 24 hours. In that 
time the system maintained lock. Other interesting factors that emerged from the design 
was the insensitivity to doppler shift. The transmit frequency was shifted in various steps 
and the system maintained lock. In figure 9.17 the system locked with a one bit offset. In 
figures 9.18 and 9.19 the systems had no lock offset. 
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Figure 9.18: 32 Bit Maximal Length Sequence 
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Figure 9.21: Transmitt~d and Locally GeneJated P~ Sequences 
9.4.2 With the Inclusion of Data 
The practical circuit was extended to include data. The h rdware, although a crude imple~ 
mentation, illustrated that data did not effect the synchrdnisation of the system after lock 
was acli.ieved. The system was evaluated using a 127 ma.xikallength sequence. Figure 9.20 
shows the P:-1 sequences in lock. The system achieved !oct without the one bit offset. 
Figure 9.21 shows the data signal and the control sign<jl that switches the sign of the 
spikes entering the synchronisation network. As would be ~xpected the two signals are fully 
aligned. 
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9.5 Summary 
In this chapter some basic results of the practical imple entations were presented. Also 
discussed were some of the areas investigated as part of the practical implementation. A 
novel wide-band signed edge detector was analysed, designed and tested. This novel design 
was used as part of the practical circuits in place of the differentiator. 
Chapter 10 
Conclusion 
In this dissertation a novel synchronisation network was postulated, analysed, evaluated 
and designed that offers a unified approach to synchronisation of spread spectrum systems. 
The novel designs do not require an acquisition and tracking network as do the methods 
described in chapter 2. The primary characteristics of the network are: 
• The network is coherent, that is carrier demodulation is required before code tracking. 
• The network is a u~ified approach to pseudonoise sequence synchronisation and track-
ing. 
• The system operates successfully at a signal-to-noise ratio of -18 dB. 
• Synchronisation time is within the same order as the methods presented in chapter 2. 
• The system is low-cost and easy to implement. 
Given these characteristics, the following constraints are placed on the system: 
• The system requires a synchronisation time window to achieve lock. 
• The signal-to-noise ratio requirement is higher than that of early-late tracking net-
works. The primary reason for this the use of differentiation in the network. 
To achieve the objectiv~ of obtaining a network that is low-cost, and achieves acquisition 
and tracking in one implementation without the need for an intermediate decision stage, 
the system was developed using three methods of evaluation, namely: 
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• Simulation. 
• Non-linear Analysis based on phase-plane plots. 
• Practical Implementation. 
The method of research is clearly represented by figure 1.1, repeated here for convenience. 
The purpose of chapter 2 was to lay the foundation of what has been done in spread 
spectrum acquisition and tracking theory .. The chapter served as a basis for comparison of 
the novel synchronisation network. 
In chapter 3 the power of time variant spectral analysis was discussed. Using simple ex-
amples, a number of concepts were presented which served as the basis for the postulation 
of two networks that perform synchronisation without the need of the dual acquisition and 
tracking structure. Using the basic results, the first novel network was presented in chapter 
4. It was shown that the postulated synchronisation does achieve the objective. 
Due to the differentiator being placed in the feedback loop, the system was unstable and sen-
sitive to parameter changes. A practical system (chapter 9) was built using a synchronous 
oscillator ari.d the differentiator was implemented using a novel wide-band square-wave dif-
ferentiator. The system functioned well, although often achieved false lock. 
A second system was postulated in chapter .5. The system did not suffer from the problems of · 
the first implementation. The system was analysed and compared to the methods described 
in chapter 2. The system was implemented using a phase-locked loop and the novel wide-
band square wave differentiator. The system performed well. 
Chapters 6 and 7 analysed the network using non-linear analysis. The basics of phase-plane 
plots were discussed. The analysis was applied to phase-locked loops and then extended 
to include a clock recovery network. The use of phase-plane plots to show the effect of 
varying parameters was shown. In chapter 7 the analysis was extend to the complete novel 
synchronisation network. An extensive analysis using phase-plane plots was presented. It 
was shown that each is unique and highlighted the fact the the analysis of the frequency-code 
phase grid is random. 
Issues of noise, carrier tracking and data were addressed in chapter 8. It was shown that 
the network, with the addition of a few components, can operate at signal-to-noise ratios 
of -18 dB. Since the network can only synchronise at baseband; the signal-to-noise ratio 
of the carrier tracking places another constraint on the network. As the signal-to~noise 
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ratio is reduced, so the acquisition time increases. In all simulations a locking time of ..J:O 
milliseconds was placed on the overall synchronisation of the system. The system including 
data and noise was simulated. The design using correlation as opposed to impulse counting 
was presented and shown to be effective. The system with data was evaluated practically." 
Some of the measured results are shown in chapter 9. 
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10.1 Recommendations 
The following sections discussed suggested areas of research to improve the performance of 
the network. 
10.1.1 Longer Pseudonoise Sequences 
The synchronisation of very long sequences always poses a problem in spread spectrum 
systems. Systems like GPS use a shorter sequence to allow for rapid synchronisation of the 
longer sequence. Depending on the application more intelligence is required in the system. 
The novel network presented in this dissertation suffers from the same problems. However 
the network is well suited to the use of RASE techniques, but it is not suggested that the 
shift register be load with the detected states. Using the detected chipping bits and doing a 
best match by comparing to a lookup table, and then only loading the shift register, (more· 
than one shift register if using Gold sequences) with a valid initialization string it is possible 
to deal effectively with long pseudo-noise sequences. 
10.1.2 Noise 
Although the system failed below -18 dB with further design and more powerful simularion 
tools and equipment, it should be possible to improve the system to synchronisation at lower 
signal-to-noise ratios. The effect of non-Gaussian conditions also needs further investigation. 
10.1.3 Detection of PN sequence 
The detection of PN chips as part of the method of sychronisation is one of the drawbacks of 
the system under the influence of noise. The detection method needs further investigation, 
including the possibility of using a matched filter at the input. 
10.1.4 Carrier Tracking 
The fact that carrier tracking was required before code tracking places restrictions on the 
practical implementation of the novel synchronisation ·~twork. Initial design shows that 
it could be possible to implement a non-coherent solution and this is worth investigating 
·further. 
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10.1.5 Applications and Improvements 
Spread spectrum is not only used for multiple access applications, but has many other uses. 
The novel synchronisation network developed in this thesis is more suited for higher signal-
to-noise ratio application. This factor makes it an unlikely choice for very complex spread 
spectrum systems (like Mobile Networks). It is believed that it is possible with additions 
and improvements to implement the synchronisation system at lower signal-to-noise ratios. 
Appendix A 
Simulation of Spilker Delay-Lock 
Discriminator Error Signal 
Simulation of the error signal used to drive the delay line 
Specify the range of calculations and function definitions: 
n := 1.. 20 o := - T c - 1 . -T c - 1 + 0. 1 .. T c + 1 
m := 1 .. 20 L := 7 u(z) := <P(z) 
q :: 0 .. 6 
T c :: 1 
rl(o) -2. ~~a . ·a · u[o+(m-n)·Tc]-u(o+(m-n-1)·Tc]··· - 20 .i....J~ mod(n,L) mod(m,L) 



















Derivation of Partial-Correlation 
Function 
B.l Derivation 
The correlation of a maximal length sequence is two valued when correlated over the com-
plete period of the sequence. When dealing with delays in the channel and not correlating 
over the complete period, the correlation is not two-valued and depends on the delay be-
tween the two sequences and the correlation window. For proper analysis of what the 
optimal maximal length sequence is and the chipping factor, the partial correlation should 
take these factors into account. The following analysis is from [55]. 
Define the chipping wave-form c(t) as, 
,00 
c(t) = L anp(t- nTc) (B.l) 
n=-oo 
and the partial correlation Rcc( t) as 
1 r+Tb 
Rcc(t) ~ Tb it c(-\)c(t + -\)d-\ (B.2) 
Substituting equation (B.l) in equation (B.2), 
186 
.4PPENDIX B. DERIVATION OF PARTIAL-CORRELATIOS FCSCTION 187 
(B.3) 
Only the correlation over a bit period is of interest and therefore define the starting time of 
integration t as t = -iTb, and the delay rd over the interval 0 ~ -:-: ~ T;. Therefore equation 
(B.3) becomes 
(BA) 
Let A/ = ,\- iTb. Equation (B.4) may be rewritten as: 
(B.5) 
For simplicity, redefine rd as 
(B.6) 
where 0 ~ Td ~ Tc. Substituting equation (B.6) into ((B.5), 
The integral of equation (B. 7) is non-zero only for n = m + k or n = m + k + 1 and therefore 
may write the correlation function as, 
1 00 1-rb 
Rce(in) 7i L am+l:am p(7 +iTo- mTc)Pb- mT, + iTb + Td)di 
b m=-oo 0 
+ . ;b m~oo am+l:+lam 1-Tb p(7 +iTo- mTe)P(7 -1m+ l)Tc +in+ Td)di (B.8) 
Let a = -iT0 + mTc, equation (B.8) is rewritten as 
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(B.9) 
The integrand of equation (B.9) is non-zero within when the limits of integration when 
0 ~ a ~ Tb - Tc. This implies that the limits of the summation may be reduced to 
iL ~ m ~ (i + l)L- 1, where L = ¥c· Therefore, 
1 (i+l)L-1 Tb . 
= 1i L am+kam 1 Pb- a)pb -a+ Td)d'Y 
b m:iL 0 
1 (i+l)L-l Tb 
+ 1i L am+k+lam 1 P('Y- a)p('Y- 0!- Tc + Td)d'Y 
b · m:iL 0 
(B.lO) 
For any fixed value of m, the integrand of the first integral in non-zero only for 
. mTc - in ~ 7 ~ ( m + 1 )Tc - iTb - Tr1 
and the second the integrand of the second integral is non-zero only for 
' 
Rewriting equation(B.lO) in terms of these new ·integration limits; 
Let z = 7 - a. Therefore, 
APPENDIX B. DERIVATION OF PARTIAL-CORRELATION FUNCTION 189 
l (i+l)L-1 Te-Td . 
= T~ L am+kam r p(:)p(z + Td)dz 
" m=iL Jo 
l (i+1 )L-l Te 
+ 7j L am+k+1am r p(z)p(z + Td)dz 
b m:iL lr.-Td 
l (i+1)L-1 l (i+llL-1 
= 7j L am+l:am(T~- Td) + 7j L am+l:+lam(Td) (B.l2) 
b m=iL b m:iL 
Multiplyi~g through by Tc and noting that L = *·equation (B.l2) becomes, 
(B.l3) 
Equation (B.l3) therefore defines the partial correlation as a function of the chipping factor 
(L), the chipping period (Tc), the data bit period· (T0), the delay (Td = Td- kTc) and the 
present bit of interest ('i). 
B.2 Verification of Theoretical Formula 
Let n = N, where .N is the sequence length, L=X, and the delay is ld = 0. Solving equation 
(B.l3), Rcc(iT0) = 1 for all i. This is the normalized peak value of an auto-correlation for 
zero delay. 
Appendix C 
Baseband Full-Time Early-Late 
Tracking Loop 
Simulation of the error signal used to drive the delay line 
Specify the range of calculations and function definitions: 
6 :=- 3.- 2.9 .. 3 
m := 7 .. 13 L := 7 
sign(x) := if(x~0.1,-1) 
frac(x) := x- tloor(x) 
int(x) := tloor(x) 
T := 1 c 
!l :: 0.8 
q := 0 .. 6 
all+ 7 := all 
1 frac((o- %)) 
Rccl(o,/l) := -· L amod(m L)·a ( . ( !!..) ). 1-
L ' mod m+ltlt o-- ,L 
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Rcc(o,.6) := Rccl(o,.ll)- Rcc2(o,.6) 
0.5 










































the period of the pseudo-noise sequence and evaluated over the intervals 0 < rd ~ Tc, 
Tc < rd < (L- 1)Tc and (L- 1)Tc ~ rd < LTc. 
For 0 ~ rd ~ Tc to be valid, Tr1 = rd, (ie k = 0). Equation B.13 can be written as 
(D.l) 




Derivation of Pseudo-noise 
Sequence Spectrum 
The spectrum of Pseudonoise sequence can be obtained using a number of methods. The 
first is determining the fourier series and then taking the fourier transform of the resultant 
series. This is a long and complicated process. The second method is determining the 
correlation function and then taking the fourier transform. 
It was shown in equation· B.l3 that the correlation function is 
For the determination of the spectrum, the correlation function should be calculated over 
the period of the pseudo-noise sequence and evaluated over the intervals 0 ~ TrJ. ~ Tc, 
Tc < TrJ. < (L- l)Tc and (L- l)Tc::; id < LTc· 
For 0 ::; TrJ. ::; Tc to be valid, Td = TrJ., (ie k = 0). Equation B.l3 can be written as 
(D.l) 
Solving for the summations equation D.l becomes: 
192 
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'id 1 'id 
= 1--- -(-) 
Tc L Tc 
= 1 - 'id [1 + ..!:_] 
Tc L 
(D.2) 
To solve for the interval Tc < 'i-J < ( L - 1 )Tc, the range of Td is required. Substituting for 
rd, the range of Td becomes. (1- k)Tc < Td < (L- l)Ta- kTa. For the range to be valid, 
k = 1. Therefore equation 8.13 can be rewritten as: 
(D.3) 
. Solving the summations and simplifying, equation D.3 becomes, 
(D.4) 
where Tc < 'id < (L- 1)Tc. 
Finally for the interval (L - l)Tc ::::; rd < LTc, the same procedure used for the interval 
Tc < 'id < (L-l)Tcisfollowed. TheintervalforTdistherefore(L-1-k)Tc::::; Td < LTc-kTc. 
For the interval to be valid. k = L - 1. Therefore equation B.13 becomes: 
(D.5) 
Solving for the summations and simplifying, equation D.5 becomes, 
(D.6) 
Since the auto-correlation function is periodic, the fourier series is required. However using 
a well known result [38], the fourier transform of a fourier series under certain conditions 
can be written in the form 
00 
S(J) = L Sn8(J- L; ) 
n=-oo c 
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From this equation~ the fourier spectrum of the pseudo-noise sequence can be obtained. 
Solving for S.,, the following is obtained: 
{ 
1 
s - rr 
n - LL-i;l Sa·{ IT[} 
for n = 0 
for all other n 
(D.7) 
where fo = ft· 
The overall spectrum is therefore defined as: 
l ~ L+l { n} n . 





Sin1ulations of Despreading Edge 
Detected PN Sequences 
E.l No Code-Phase Offset 
i :: 0 .. 15 j :: 0 .. 15 ll(z) :: «<l(z) nwul(x) ::if(:~: -1Joor(x)<.5,1Joor(x),ceil(x)) 
&(:c) ::ell( :c)- cll(x- 0.01) L :: 15 T c :: OJJ! T y(x) :: 0.115 
q :: 0 .. 3 





a :: 1 
q 
a := if(a 1=a •, 0, 1) a :: if(a =0, -1,1) ' q- q-~ q ' 
I I I 
I It ., _l i Ll 
0.1 0.2 03 0.5 . 0.6 
t 
195 
t :: 0, O.Ol .. 1 
q :: 0 .. 15 bq :: alii.Dd( q, L) 
I I I 
i i i 





APPENDIX E. SIMULATIONS 
E.2 One Chip Code-Phase Offset 
i := 0 .. 15 j := 0 .. 15 u(:z) := ~(1:) nUIId(x) :: if(x- floer(x)<.S,1hler(x),ceil(x)) 
&(x) := ~(x)- ~(x- ODI) L = 15 Tc := 0.115 Ty(x) := 0.05 t := 0. 0.01 .. 1 
a'l := I 'l := 0 .. 3 
'l := 4 .. 15 a :: u(a ~·· .. 0.1) • := u(a •0.-1.1) 'l q- q-~ q q 'I:: 0 .. 15 bq :: amM(q + l,L) 
I I I l l I I l l 
r( t) 0 ~ n n r '-----' ....____, r' 
-2 L I I L L I I I 
0 0.1 0.2 03 0.4 0.5 0.6 0.7 0.8 O.SI 
E.3 Fourier-Time Spectrum (All ones) 
Evaluation of Spreading sequences 
f(t)=d(t)+d(t-Tc)+d(t-2Tc) 
j :: }1 T c := 1 w .- 0,0.01·(2·z) .. 3·(2·z) 
Case Study 1: Impulses all positive 
Fl(w) 1 + 
-j· <D· T c 
.- e 
F2(w) 1 + 
j· <i>· T c -j· <D· 2· I c 
.- e + e 
F3(w) 1 + 
j- <i>· T c -j· <D· 2· T c -j· <D· 3· T c 
.- e + e + e 
F4(w) 1 + 
j-<D·Tc -j- <D· 2· T c -j· <i>· 3· T c -j- <D· 4· T c 















I F3( Q)) I 2 IF4(CD)j 
2 




E.4 Fourier-Time Spectrum (varying ±1} 
One followed by a minus one 
i· Gl· T c 
Fl ( w ) := 1 - e 
followed by a couple of plus l's 
1 2 3 
Q) -
2·1t 
1 2 3 
Q) -
2·1t 
j·<D·Tc -j·<D·2·Tc -j·<D·3·Tc -j·<D·4·Tc -j·<D·S·Tc 
F2(w) := 1 - e + e. + e + e + e 
followed by a couple of negative impulses 
-j· <D· 6· T c -j- <D· 7· T c -j· <D· 8· T c 
F3 ( w ) := F2 ( w ) - e - e - e 
followed by a few positives again 
-j- <D· 9· T -j- <D·lO· T -j· <D· U T 
F4(w) := F3(w) + e c + e c + e c 
followed ·by a neg and pos spike: 
F5(w) ·- (F4(w)- e-j·<D·l2·Tc) + e:.j-<D·l3·Tc 
19i 
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IFI< (i)) 11 
























Details of Tesla 
The following is an excerpt from the Tesla manual. 
'We often draw block diagrams to represent electronic systems at the conceptual level. 
TESLA is a simulator which is a library of models which correspond to the blocks used to 
conceptualize electronic systems. The library contains models such as filters, VCOs, and 
mixers. It is particularly suited to communication systems. TESLA animates all of the 
blocks in a circuit in parallel, advancing time in time-steps. You can enter a block diagram 
using a schematic editor like OrCad. An optional library is available from TESOFT to 
enable OrCad/SDT to generate TESLA circuit files. You can also create circuit files directly 
with a text editor. 
The circuit file is basically a list of the model elements used, along with their node connec-
tions. The free format of the circuit file is similar to SPICE circuit files. 
When you run Tesla, you are in an interactive environment from which you can edit files, 
run simulations, display results, and do spectrum analysis. TESLA calculates the spectra 
present at each node using an FFT. 
Since TESLA does a direct time domain simulation of the behaviour in each block in 
parallel, there are no restrictions on the topology or characteristics of circuits represented. 
Nested, interlocking and leap-frog feed-back loops are handled with ease. Nonlinear and 
digital blocks coexist with linear functions such as filters.Instrument models let you make 
the same measurements you make in the lab. 
Since the blocks are represented at the conceptual level, accuracy is inherent. TESLA shows 
199 
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you what your concept is doing based on a high level behaviour notions which are built into 
the models.· Of course, it is still necessary to ensure that an adequately small time-step is 
used to avoid parasitic delay effects. This is where Tesla stands out above nodal simulators 
such as SPICE. Due to the computational requirements of transistor level nodal analysis, 
it usually isn't practical to use circuit simulators to produce large numbers of time-steps 
required in communications simulation.' 
Tesla is available from TeSoft,Inc. 205 Crossing Creek Ct., Roswell, GA 300-;-6. 
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